Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2011-03-08
2011-03-08
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S027000, C326S030000, C326S086000, C327S112000, C327S170000
Reexamination Certificate
active
07902875
ABSTRACT:
This document discusses, among other things, output slew rate control. Methods and structures are described to provide slew rate control of an output driver circuit such as a DRAM output driver on a die. A selectable combination of series coupled transistors are configured as a parallel array of complementary inverter pairs to provide a divided voltage to a calibrator. The calibrator is configured to respond to a differential voltage to adjust the divided voltage such that the differential voltage is forced to zero. The calibrator outputs a plurality of discrete signals from an up/down counter to switch on and off the individual transistors of the parallel array to increase and decrease a collective current. In some embodiments, transistor channel currents are modulated to step-adjust a voltage based on a ratio associated with a static resistance. In various embodiments, the divided voltage is an analog voltage based on a resistance associated with trim circuitry.
REFERENCES:
patent: 5134311 (1992-07-01), Biber et al.
patent: 5153462 (1992-10-01), Agrawal et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5872736 (1999-02-01), Keeth
patent: 5898321 (1999-04-01), Ilkbahar et al.
patent: 5917758 (1999-06-01), Keeth
patent: 5949254 (1999-09-01), Keeth
patent: 6037803 (2000-03-01), Klein
patent: 6040714 (2000-03-01), Klein
patent: 6069504 (2000-05-01), Keeth
patent: 6072729 (2000-06-01), Casper
patent: 6084434 (2000-07-01), Keeth
patent: 6118310 (2000-09-01), Esch, Jr.
patent: 6130563 (2000-10-01), Pilling et al.
patent: 6256235 (2001-07-01), Lee
patent: 6288563 (2001-09-01), Muljono et al.
patent: 6326810 (2001-12-01), Keeth
patent: 6362656 (2002-03-01), Rhee
patent: 6437600 (2002-08-01), Keeth
patent: 6456124 (2002-09-01), Lee et al.
patent: 6504396 (2003-01-01), Sher et al.
patent: 6594168 (2003-07-01), Keeth et al.
patent: 6636069 (2003-10-01), Muljono
patent: 6714462 (2004-03-01), Pan
patent: RE38685 (2005-01-01), Casper
patent: 6844755 (2005-01-01), Ajit
patent: 6847560 (2005-01-01), Pan
patent: 6847582 (2005-01-01), Pan
patent: 6897703 (2005-05-01), Hunt
patent: 7019553 (2006-03-01), Blodgett et al.
patent: 7035148 (2006-04-01), Chung et al.
patent: 7038512 (2006-05-01), Wilson et al.
patent: 7057545 (2006-06-01), Bhattacharya et al.
patent: 7151392 (2006-12-01), Lee
patent: 7459930 (2008-12-01), Mei
patent: 7646229 (2010-01-01), Mei
patent: 7656209 (2010-02-01), Mei
patent: 2002/0109525 (2002-08-01), Shin
patent: 2004/0008054 (2004-01-01), Lesea et al.
patent: 2004/0076039 (2004-04-01), Chung et al.
patent: 2004/0165449 (2004-08-01), Pan
patent: 2004/0178824 (2004-09-01), Pan
patent: 2004/0239391 (2004-12-01), Culler
patent: 2005/0195005 (2005-09-01), Choi et al.
patent: 2006/0022713 (2006-02-01), Tokuhiro et al.
patent: 2006/0097764 (2006-05-01), Yeh
patent: 2006/0158225 (2006-07-01), Stojanovic et al.
patent: 2008/0122510 (2008-05-01), Mei
patent: 2008/0122511 (2008-05-01), Mei
Cho James H.
Crawford Jason M
Dorsey & Whitney LLP
Micro)n Technology, Inc.
LandOfFree
Output slew rate control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output slew rate control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output slew rate control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2688375