Output multiplexer circuit for input/output block

Details Output multiplexer circuit for input/output block Output multiplexer circuit for input/output block

1997-01-31

1998-09-22

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

326 93, 326 40, H03K 19173

Patent

active

058119850

ABSTRACT:
A input/output circuit (IOB) within an integrated circuit (IC) device, the output signal driving circuitry of the input/output device contains a dedicated multiplexer on the output path wherein a first and second output signal can be time multiplexed on a single output pad. The multiplexer can also be configured to perform as a high speed gate to realize AND, OR, XOR, and XNOR functions. Within an input/output circuit of a programmable integrated circuit, the system provides a dedicated multiplexer that can select between one of two output signals for sending over the single output pad of the IC device. In lieu of using a programmable memory cell as the select control for the dedicated multiplexer, the system allows a number of lines, including an output clock signal, to be the select control. By using the output clock as the select control, the data signals can be effectively time multiplexed over a single output pad and referenced by the output clock. This output multiplexer circuit effectively doubles the number of output signals the IC device can provide with a given number of output pads. The dedicated multiplexer when configured as a high speed gate is useful for generating very high speed system level reset or enable signals or any logic function.

REFERENCES:
patent: 5023485 (1991-06-01), Sweeney
patent: 5136188 (1992-08-01), Ha et al.
patent: 5414376 (1995-05-01), Hawes
patent: 5594367 (1997-01-01), Trimberger et al.
Babb, Jonathan; Tessier, Russell; and Agarawal, Anant, "Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators", IEEE Workshop on FPGAs for Custom Computing Machines, FCCM 93, Apr. 5-7, 1993, pp. 1-15.
Kazami, Saeed A., "Implementing Custom Designs with Erasable Programmable Logic Devices", Electro/85 & Mini/Micro Northeast Conference Record, Sessions Presented at Electro/85 & Mini/Micro Northeast-85, New York, N.Y., Apr. 23-25 1985.
Alfke, Peter, "Third-Generation Architecture Boosts Speed and Density of Field-Programmable Gate Arrays", Electro Conference Record, New York, N.Y., 16(1991) Apr. 16-18.

Affiliated with

Also associated with

Rating

Output multiplexer circuit for input/output block does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output multiplexer circuit for input/output block, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output multiplexer circuit for input/output block will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1625736