Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2009-04-16
2011-11-01
Crawford, Jason M (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S087000, C327S112000, C324S601000, C716S106000
Reexamination Certificate
active
08049530
ABSTRACT:
A method and circuitry for calibration of the output impedance of output driver circuits in an integrated circuit is disclosed. The output drivers within an area on the integrated circuit are defined as a group, and an output model indicative of the operation of the output drivers and used to calibrate their output impedances is provided proximate to the output drivers. A state machine is used to query each output model, and to set the proper output enable signals for the enable transistors in the output drivers in each group so as to calibrate their output impedances. By decentralizing the output models, the process used to form the output models will, due to proximity to the output drivers in each group, be indicative of the process used to form the output drivers. Thus, when each group of output drivers is calibrated, the output models used for each will compensate for process variations as may occur across the surface of the integrated circuit. Each group of output drivers is thus separately calibrated, with the result that the output impedances are made more uniform across the various output drivers despite process variations.
REFERENCES:
patent: 6064224 (2000-05-01), Esch et al.
patent: 6326802 (2001-12-01), Newman et al.
patent: 6414525 (2002-07-01), Urakawa
patent: 6573747 (2003-06-01), Radhakrishnan
patent: 6812735 (2004-11-01), Pham
patent: 6836143 (2004-12-01), Song
patent: 6839286 (2005-01-01), Cho et al.
patent: 6924660 (2005-08-01), Nguyen et al.
patent: 6973421 (2005-12-01), Bruno
patent: 6980020 (2005-12-01), Best et al.
patent: 7068065 (2006-06-01), Nasrullah
patent: 7176729 (2007-02-01), Hayashi et al.
patent: 7194559 (2007-03-01), Salmon et al.
patent: 7345504 (2008-03-01), Lin et al.
patent: 7535250 (2009-05-01), Batt
patent: 2002/0063576 (2002-05-01), Kim et al.
patent: 2004/0008054 (2004-01-01), Lesea et al.
patent: 2004/0080336 (2004-04-01), Hirano
patent: 2004/0113654 (2004-06-01), Lundberg
patent: 2005/0174143 (2005-08-01), Nguyen et al.
patent: 2007/0200591 (2007-08-01), Kim
Crawford Jason M
Lerner David Littenberg Krumholz & Mentlik LLP
Round Rock Research, LLC
LandOfFree
Output impedance calibration circuit with multiple output... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output impedance calibration circuit with multiple output..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output impedance calibration circuit with multiple output... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4307960