Output data path capable of multiple data rates

Details Output data path capable of multiple data rates Output data path capable of multiple data rates

2005-03-08

2005-03-08

Perveen, Rehana (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output process timing

C710S021000, C710S033000, C710S038000, C710S052000, C710S053000

Reexamination Certificate

active

06865628

ABSTRACT:
Systems, data paths and methods of transferring data. By utilizing the systems, data paths, and methods, data can be transferred at a single or double rate. One embodiment of the present invention provides a system having a data unit, an output register, and a holding register. The output register is coupled to the data unit. The holding register is coupled to the data unit and the output register. Data from the data unit is passed to the output register and the holding register substantially simultaneously and data from the holding register is then passed to the output register. Data can be output from the output register.

REFERENCES:
patent: 4463443 (1984-07-01), Frankel et al.
patent: 5007012 (1991-04-01), Dujari
patent: 5402389 (1995-03-01), Flannagan et al.
patent: 5506814 (1996-04-01), Hush et al.
patent: 5592488 (1997-01-01), Thomann et al.
patent: 5657289 (1997-08-01), Hush et al.
patent: 5699314 (1997-12-01), Hush et al.
patent: 5703826 (1997-12-01), Hush et al.
patent: 5717647 (1998-02-01), Hush et al.
patent: 5778007 (1998-07-01), Thomann et al.
patent: 5815447 (1998-09-01), Thomann
patent: 5822266 (1998-10-01), Kikinis
patent: 5834813 (1998-11-01), Ma et al.
patent: 5854800 (1998-12-01), Thomann et al.
patent: 5875134 (1999-02-01), Cloud
patent: 5915128 (1999-06-01), Bauman et al.
patent: 5920511 (1999-07-01), Lee et al.
patent: 5923901 (1999-07-01), Kawaura
patent: 5953258 (1999-09-01), Thomann
patent: 5963469 (1999-10-01), Forbes
patent: 5986948 (1999-11-01), Cloud
patent: 6060916 (2000-05-01), Park
patent: 6067585 (2000-05-01), Hoang
patent: 6112267 (2000-08-01), McCormack et al.
patent: 6118729 (2000-09-01), Hirabayashi et al.
patent: 6151271 (2000-11-01), Lee
patent: 6314042 (2001-11-01), Tomishima et al.
patent: 6446180 (2002-09-01), Li et al.
patent: 6477107 (2002-11-01), Lee
patent: 6477592 (2002-11-01), Chen et al.
patent: 6522599 (2003-02-01), Ooishi et al.
patent: 19821641 (1999-07-01), None
patent: 0778575 (1997-06-01), None
patent: WO-9950852 (1999-10-01), None
“Increasing Data Read Rate from Memories”,IBM Technical Disclosure Bulletin, 30, (May, 1988),339-341.

Affiliated with

Also associated with

Rating

Output data path capable of multiple data rates does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output data path capable of multiple data rates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output data path capable of multiple data rates will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3416605