Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent
1996-11-27
2000-07-04
Santamauro, Jon
Electronic digital logic circuitry
Interface
Supply voltage level shifting
326 58, 326 86, H03K 190185
Patent
active
060844310
ABSTRACT:
In a case where a plurality of outputs are connected and used, even when a voltage higher than the power-supply voltages inside the integrated circuit is applied to the signal output terminal, the reliability of the internal elements is prevented from deteriorating. The semiconductor integrated circuit includes a PMOS transistor that has its source potentially isolated from its back gate and has one end of the current path between its source and drain connected via a transistor switch to the signal output terminal. The integrated circuit generates a control signal having a value proportional to the voltage at one end of the current path between the source and drain of the PMOS transistor, supplies the generated control signal to the gate of the PMOS transistor, and controls the voltage of the control signal so that the potential difference between one end of the current path between the source and drain and the gate of the PMOS transistor may be within a desired range of values when the PMOS transistor is set in the on state by the control signal.
REFERENCES:
patent: 4894561 (1990-01-01), Nogami
patent: 5144165 (1992-09-01), Dhong et al.
patent: 5151619 (1992-09-01), Austin et al.
patent: 5266849 (1993-11-01), Kitahara et al.
patent: 5276364 (1994-01-01), Wellheuser
patent: 5300828 (1994-04-01), McClure
patent: 5338978 (1994-08-01), Larsen et al.
patent: 5381061 (1995-01-01), Davis
patent: 5381062 (1995-01-01), Morris
patent: 5382846 (1995-01-01), Shigehara et al.
patent: 5406140 (1995-04-01), Wert et al.
patent: 5444397 (1995-08-01), Wong et al.
patent: 5467031 (1995-11-01), Nguyen et al.
patent: 5661414 (1997-08-01), Shigehara et al.
patent: 5721508 (1998-02-01), Rees
Allmon et al., "WPM3.5: System, Process and Design Implications of a Reduced Supply Voltage Microprocessor," 1990 IEEE International Solid State Circuits Conference, Digest of Technical Papers, pp. 248, 249, 263, San Francisco, Feb. 14-16, 1990.
Iwamoto Yoshihiro
Shigehara Hiroshi
Kabushiki Kaisha Toshiba
Santamauro Jon
LandOfFree
Output circuit providing protection against external voltages in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output circuit providing protection against external voltages in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output circuit providing protection against external voltages in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1489752