Output circuit of a static random access memory circuit

Details Output circuit of a static random access memory circuit Output circuit of a static random access memory circuit

1988-11-29

1990-01-09

Moffitt, James W.

Static information storage and retrieval

Read/write circuit

Including specified plural element logic arrangement

3652335, G11C 700

Patent

active

048932760

ABSTRACT:
An output circuit of a static random access memory is designed to set the output voltage of the data output circuit to an intermediate voltage by detecting the transition of the address signal before the data in a memory cell is read out from the memory cell, and then, the output voltage of the data output circuit is changed from the intermediate voltage to an H level or from the intermediate voltage to an L level. In this way, since the output voltage changes from the intermediate voltage to an H level or an L level, the transition time of the output voltage is shortened, and therefore the speed of a data reading operation may be increased. At the same time, the momentary current through the data output circuit may be decreased.

REFERENCES:
patent: 4570091 (1986-02-01), Yasuda et al.
patent: 4724340 (1988-02-01), Sood

Affiliated with

Also associated with

Rating

Output circuit of a static random access memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output circuit of a static random access memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output circuit of a static random access memory circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-149597