Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
1998-12-16
2001-02-27
Tohar, Michael (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S087000, C326S086000
Reexamination Certificate
active
06194913
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to output circuits for high speed digital integrated circuit devices. Those digital integrated circuit devices generate digital pulses with typical frequencies up to several MHz.
The sharp rising and falling edges of the digital pulses generated by those digital integrated circuit devices induce so called switching noise, e.g. harmonic distortion, crosstalk, voltage supply dips, peak currents, etc. On the one hand, this switching noise presents several disruptive effects on the internal operation of the circuit, such as pulsing of noise on input and internal circuit ground and power supply lines or local threshold shifts in the reference voltages for high and low potential data signals causing false data signals. On the other hand, the noise causes EMC (electromagnetic compatibility) problems, e.g. radio frequency radiation interference and electromagnetic induction interference noise which may interfere with a host system.
Now, EMC requirements for digital integrated circuit devices are determined on a European level and have to be respected by any device sold. In order to meet these EMC requirements, the interference of the digital circuit with its environment has to be reduced, which means that the steepness of the rising and falling edges of the outgoing signal has to be reduced.
A solution to the above-mentioned problem is disclosed in European patent application EP-A-0 443 435. It relates to an output buffer circuit for integrated digital devices comprising a driving device with an adjustable drive capability. The driving device includes a first and a second output driving stage of different drive capabilities. These two driving stages are connected in parallel and operated sequentially in order to limit the charging or discharging currents of the external load capacitance.
During a transition from low to high at the input of the output buffer, only a first driving stage with a small drive capability is operated in a first step, whereby the external load capacitance is charged by a small charging/discharging current generated by the first driving stage. During this first charging step, the output voltage of the buffer circuit is permanently sensed and when the output voltage exceeds a predetermined threshold value, the second driving stage with a large drive capability is activated. The charging current is then considerably raised during this second step, thereby rapidly completing the charging of the external load capacitance.
During a transition from high to low at the input, the driving stages are operated accordingly in two steps. In a first step the external load capacitance is discharged by a small discharging current generated in the first driving stage. After the output voltage has dropped below a certain threshold value, the drive capability of the driving device is adjusted by activating the second driving stage whereby the discharging of the external load is rapidly completed.
By adjusting the drive capability of the driving device each time that the output voltage of the buffer circuit passes over a predetermined threshold value and thereby charging or discharging the external load capacitance in two steps as described, the output buffer circuit of EP-A-0 443 435 achieves an overall reduction of the steepness of the output signal compared to a driving device with a fixed drive capability, e.g. a single driving stage.
One drawback of the output buffer circuit of EP-A-0 443 435 is, that the steepness of the output pulse is largely dependent on the external load capacitance. In fact, in the presence of a large load capacitance, the small charging/discharging current during the first step and the large charging/discharging current during the second step result in a slow rise/fall of the output voltage, whereas the same currents in the presence of a small load capacitance result in a much faster rise/fall of the output voltage.
In other words, the steepness of the output pulses of the output buffer circuit described in EP-A-0 443 435 is largely depends on the output capacity of the circuit which is driven by the digital integrated circuit.
SUMMARY OF THE INVENTION
The object of the present invention is to provide an output circuit for digital integrated circuit devices being able to generate output pulses which are largely independent from an external load capacitance.
The present invention addresses this problem by providing an output circuit for digital integrated circuit devices, comprising a driving device with adjustable drive capability for generating an output pulse, monitor for monitoring the output pulse steepness, and a drive adjuster for adjusting the drive capability of the driving device that depending on the difference between the monitored steepness and a predetermined steepness.
During the generation of an output pulse in this output circuit, the actual steepness of the output pulse is monitored and compared to a predetermined target steepness. Based on the difference between said actual steepness and said target steepness, the drive capability is subsequently adjusted in order to reduce said difference. In other words, if the actual steepness is smaller than the predetermined target steepness, the drive capability of the driving device is increased. On the contrary, if the actual steepness is higher than the predetermined target steepness, the drive capability of the driving device is decreased.
The circuit according to the present invention thus operates as a control circuit, which maintains the steepness of the output pulses as close to the target value as possible, irrespective of other parameters which may influence the slope of the output voltage.
For a given drive capability of the driving device, the steepness of the outgoing signal will largely depend on the external load capacitance, i.e. for a large external load, the slope of the outgoing signal will be much lower than for a small external load. By adjusting the drive capability so that the steepness of the pulse will approximately match a predetermined value, the circuit of the present invention thus adapts the drive capability of the driving device to the external load capacitance. Consequently, the form of the outgoing signal is no longer influenced by the external load.
Besides obtaining an output slope independent of the external load capacitance, the steepness of the edges of outgoing pulses is made independent of temperature-changes and becomes insensitive for processing parameters of the digital integrated circuit. This represents a considerable advantage over the prior art solutions, where temperature rises have a decreasing effect on the drive strength (e.g. the current sourced by a MOSFET) of the outgoing circuit and consequently also on the steepness of the pulse edges.
In a preferred execution of the output circuit, said driving device comprises a plurality of driving stages which can be activated independently from each other, and a drive adjuster for adjusting the drive capability comprises means for activating one or more driving stages from said plurality of driving stages. It has to be noted, that the term “activate” in this context must be understood in a very general sense. In fact, the term “activating a driving stage” can stand for “connecting an operating, but previously not connected driving stage into the output circuit”, so that it contributes to the generation of the necessary charging/discharging current. Alternatively “activate” can have the meaning of “start the operation of a previously connected driving stage”.
In a first embodiment, the driving stages have identical drive capabilities and said drive adjuster for adjusting the drive capability comprises means for activating an adequate number of said driving stages. In this case, the adjustment of the drive capability is realised by varying the number of activated driving stages. The activated driving stages are connected in parallel, so that their respective charging currents are added in order to form the charging/discharging current necessary t
Sevenhans Joannes Mathilda Josephus
Verkinderen Johan Gabriël August
Alcatel
Sughrue Mion Zinn Macpeak & Seas, PLLC
Tohar Michael
Tran Anh
LandOfFree
Output circuit for digital integrated circuit devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output circuit for digital integrated circuit devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output circuit for digital integrated circuit devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2595668