Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate
2005-03-08
2005-03-08
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Output switching noise reduction
C326S087000, C326S112000
Reexamination Certificate
active
06864705
ABSTRACT:
A method for operating an output buffer for reducing a power/ground bounce noise while maintaining high transmission rate is disclosed. The method includes steps of providing a plurality of driving current paths to an output end of the output buffer when an output end of the output buffer is switched from a low level to a high level, turning off a portion of the driving current paths when the output end of the output buffer is kept at the high level, providing a plurality of discharging current paths to the output end when the output end of the output buffer is switched from a high level to a low level, and turning off a portion of the discharging current paths when the output end of the output buffer is kept at the low level. In addition, an output buffer with both low power/ground bounce noise and high transmission rate is also disclosed.
REFERENCES:
patent: 5894238 (1999-04-01), Chien
patent: 5914618 (1999-06-01), Mattos
patent: 6094086 (2000-07-01), Chow
patent: 6265892 (2001-07-01), Jou et al.
Madson & Metcalf
Mai Lam T.
Tokar Michael
Via Technololgies, Inc.
LandOfFree
Output buffer with low power/ground bounce noise and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output buffer with low power/ground bounce noise and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer with low power/ground bounce noise and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3382534