Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2002-05-16
2003-12-02
Tran, Anh (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S037000, C326S063000, C326S068000, C326S083000
Reexamination Certificate
active
06657458
ABSTRACT:
TECHNICAL FIELD
The present invention relates to an input/output buffer design capable of handling multiple types of signals. More particularly, the present invention relates to an output buffer capable of driving loads of different types of circuitry, such as Peripheral Component Interconnect (PCI) circuitry, Gunnings Transceiver Logic (GTL), Emitter Coupled Logic (ECL), Series Stub Terminated Logic (SSTL), or Pseudo Emitter Coupled Logic (PECL) to desired output levels.
BACKGROUND
Circuits constructed in accordance with standards such as PCI, GTL, ECL, SSTL or PECL each have different high and low state characteristics. Although some of the states for different circuit types will have similar voltage and current requirements, others will be different.
PCI provides a high speed bus interface for PC peripheral I/O and memory and its input and output voltage and current requirements are similar to CMOS. For instance, the high and low voltage states will vary from rail to rail (VDD to VSS), with high impedance low current inputs and outputs.
GTL provides a lower impedance higher current high state, providing a low capacitance output to provide higher speed operation. The transition region for GTL is significantly smaller than for CMOS.
PECL provides a high current low voltage to provide a smaller transition region compared to CMOS to better simulate emitter coupled logic (ECL). The PECL offers a low impedance outputs and a high impedance inputs to be the most suitable choice of logic to drive transmission lines to minimize reflections.
Integrated circuit chips, such as a field programmable gate array (FPGA) chip, or a complex programmable logic device (CPLD), provide functions which may be used in a circuit with components operating with any of the logic types, such as PCI, GTL, ECL, PECL, or SSTL described above. It would be desirable to have an input/output buffer for use on a general applicability chip such as a FPGA or CPLD to selectively make the chip compatible with any of these logic types.
SUMMARY
In accordance with the present invention, an input/output buffer circuit includes an output buffer which can selectively be made compatible with any of a number of logic types, such as PCI, GTL, or PECL.
In accordance with the present invention, the output buffer portion of the circuit includes an input signal node (D) where components on the integrated circuit provide an output signal for connecting to external circuits at an output pad (PAD). The signal from the PAD is further fed back through the input buffer circuit which is programmably set to operate in one of a GTL, PECL, or PCI operation modes to provide a signal to a node (INB). The node (INB), then, provides a signal to enable the output buffer to prepare for a rapid transition of the PAD after transition of the signal D in the desired GTL, PECL or PCI mode. The circuitry of the output buffer further provides necessary drive current to transition a load at a desired rate and to set output voltage limits, while limiting drive current after switching to enable a subsequent rapid output transition.
The output buffer portion includes CMOS transistors to drive the (PAD). The gates of the CMOS transistors are driven by switching circuitry to control the current and voltage levels of the pad during and after an input transition. The node (INB) is used to control the switching circuitry to limit the current provided, depending on the mode of operation, such as PCI, PECL, or GTL mode. Similarly, slew rate control is provided to programmably control current from switching circuitry.
Pull-up switching circuitry receives a reference VRFNPU to accurately control current provided to the gate of pull up CMOS transistor during transition of the output, while a reference VRFPU controls current provided to the gate of a pull up CMOS transistor after transition using a more limited current to clamp the output voltage to a desired value. Similarly, pulldown switching circuitry receives references VRFPD and VRFPPD to control current and limit voltage provided from the pull down CMOS transistor. The circuits providing references VRFPU, VRFNPU, VRFPD and VRFPPD include components replicating the components of the pull-up and pull-down switching circuitry with feedback to accurately control current and voltage on the output.
REFERENCES:
patent: 6028758 (2000-02-01), Sharpe-Geisler
patent: 6031365 (2000-02-01), Sharpe-Geisler
patent: 6218858 (2001-04-01), Menon et al.
patent: 6377069 (2002-04-01), Veenstra et al.
U.S. patent application Ser. No. 10/146,739, Sharpe-Geisler, filed May 16, 2002.
U.S. patent application Ser. No. 10/146,769, Sharpe-Geisler, filed May 16, 2002.
U.S. patent application Ser. No. 10/147,199, Sharpe-Geisler, filed May 16, 2002.
U.S. patent application Ser. No. 10/146,734, Sharpe-Geisler, filed May 16, 2002.
U.S. patent application Ser. No. 10/147,011, Sharpe-Geisler, filed May 16, 2002.
U.S. patent application Ser. No. 10/151,753, Sharpe-Geisler, filed May 16, 2002.
Fliesler Dubb Meyer & Lovejoy LLP
Lattice Semiconductor Corporation
Tran Anh
LandOfFree
Output buffer with feedback from an input buffer to provide... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output buffer with feedback from an input buffer to provide..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer with feedback from an input buffer to provide... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3103050