Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2006-05-02
2009-12-22
Le, Don P (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S083000
Reexamination Certificate
active
07635991
ABSTRACT:
Apparatus and methods for adjusting the buffer strength of an output buffer to match its capacitive load use selectively enabled stages of a multiple stage output buffer. A user can opt for a default capacitive load, or adjust the strength by enabling one or more stages of the multiple stage output buffer.
REFERENCES:
patent: 4680487 (1987-07-01), Kobayashi
patent: 4719369 (1988-01-01), Asano et al.
patent: 5216289 (1993-06-01), Hahn et al.
patent: 5352939 (1994-10-01), Hirabayashi et al.
patent: 5387824 (1995-02-01), Michelsen
patent: 5852579 (1998-12-01), Arcoleo et al.
patent: 5977790 (1999-11-01), Sanwo et al.
patent: 6094069 (2000-07-01), Magane et al.
patent: 6097219 (2000-08-01), Urata et al.
patent: 6177810 (2001-01-01), Loeffler
patent: 6208168 (2001-03-01), Rhee
patent: 6314011 (2001-11-01), Keeth et al.
patent: 6320433 (2001-11-01), Hinterscher
patent: 6373287 (2002-04-01), Matsumoto
patent: 6476638 (2002-11-01), Zhou et al.
patent: 6489807 (2002-12-01), Genna et al.
patent: 6538464 (2003-03-01), Muljono et al.
patent: 6549036 (2003-04-01), Lee
patent: 6556485 (2003-04-01), Shimizu et al.
patent: 6894547 (2005-05-01), Takahashi
Gallo Girolamo
Marotta Giulio
Naso Giovanni
Le Don P
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
LandOfFree
Output buffer strength trimming does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output buffer strength trimming, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer strength trimming will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4096728