Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2005-07-19
2005-07-19
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S030000, C326S085000, C326S087000, C365S189050, C365S189080
Reexamination Certificate
active
06919738
ABSTRACT:
An output buffer circuit including a programmable impedance buffer configured to match a buffer size thereof with an external impedance, a buffer size decision circuit configured to generate a plurality of buffer size signals for determining the buffer size of the programmable impedance buffer synchronized with a first clock signal, and an impedance adjustment circuit configured to adjust the buffer size based on the buffer size signals in response to a level of an output data signal.
REFERENCES:
patent: 4719369 (1988-01-01), Asano et al.
patent: 5955894 (1999-09-01), Vishwanthaiah et al.
patent: 6114895 (2000-09-01), Stephens
patent: 6118310 (2000-09-01), Esch, Jr.
patent: 6163499 (2000-12-01), Suzuki
patent: 6166563 (2000-12-01), Volk et al.
patent: 6307791 (2001-10-01), Otsuka et al.
patent: 6347850 (2002-02-01), Volk
patent: 6446487 (2002-09-01), Van Wesenbeeck et al.
patent: 6466487 (2002-10-01), Otsuka
Harold Pilo, et al., “A 300MHz, 3.3V 1Mb SRAM Fabricated in a 0.5μm CMOS Process”, 1996 IEEE International Solid-State Circuits Conference, ISSCC96/Session 9/SRAM/Paper FA 9.3, 1996 Digest of Technical Papers, 42nd ISSCC, pp. 148-149, 433.
Nguyen Khai
Tokar Michael
LandOfFree
Output buffer circuit, memory chip, and semiconductor device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output buffer circuit, memory chip, and semiconductor device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer circuit, memory chip, and semiconductor device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3421399