Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2007-08-28
2007-08-28
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S029000, C326S033000
Reexamination Certificate
active
11087293
ABSTRACT:
An output buffer includes a final driver formed by first and second MOSFET transistors that alternately couple an output terminal to respective supply voltages. The output terminal is biased to a bias voltage intermediate the supply voltages. The slew rate at which the MOSFET transistors transition the output terminal to the supply voltages is affected by the magnitude of at least one of the supply voltages. The output buffer is driven by a pre-driver coupling first and second control signals to the first and second MOSFET transistors, respectively. The pre-driver adjusts the delay between generating one of the control signals to turn off the MOSFET transistor and generating the other of the control signals to turn on the other MOSFET transistor as a function of the supply voltage magnitude to make the slew rate of the resulting transition substantially insensitive to variations in power supply voltage.
REFERENCES:
patent: 5311077 (1994-05-01), Brown
patent: 5489862 (1996-02-01), Risinger et al.
patent: 5537070 (1996-07-01), Risinger
patent: 5568081 (1996-10-01), Lui et al.
patent: 5623216 (1997-04-01), Penza et al.
patent: 5656960 (1997-08-01), Holzer
patent: 5663664 (1997-09-01), Schnizlein
patent: 5862390 (1999-01-01), Ranjan
patent: 5877647 (1999-03-01), Vajapey et al.
patent: 6069504 (2000-05-01), Keeth
patent: 6072729 (2000-06-01), Casper
patent: 6236248 (2001-05-01), Koga
patent: 6243797 (2001-06-01), Merritt
patent: 6281729 (2001-08-01), Ang et al.
patent: 6288563 (2001-09-01), Muljono et al.
patent: 6297677 (2001-10-01), Ang et al.
patent: 6489807 (2002-12-01), Genna et al.
patent: 6518808 (2003-02-01), Shimoda
patent: 6535020 (2003-03-01), Yin
patent: 6552613 (2003-04-01), Murray et al.
patent: 6571376 (2003-05-01), Levin et al.
patent: 6664821 (2003-12-01), De Haas et al.
patent: 6710617 (2004-03-01), Humphrey
patent: 6714461 (2004-03-01), Matsumoto et al.
patent: 6829177 (2004-12-01), Bedarida et al.
patent: 6834255 (2004-12-01), Abrosimov et al.
patent: RE38685 (2005-01-01), Casper
patent: 6847582 (2005-01-01), Pan
patent: 6894547 (2005-05-01), Takahashi
patent: 6903588 (2005-06-01), Vorenkamp
patent: 6924669 (2005-08-01), Itoh et al.
Pan Dong
Silvestri Paul
Cho James H.
Dorsey & Whitney LLP
LandOfFree
Output buffer and method having a supply voltage insensitive... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output buffer and method having a supply voltage insensitive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer and method having a supply voltage insensitive... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3848616