Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate
2006-05-30
2006-05-30
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Scoreboarding, reservation station, or aliasing
Reexamination Certificate
active
07055021
ABSTRACT:
A pipelined processor includes a dependency scoreboard that tracks dependency for replay of instructions capable of executing out-of-order. Early instructions are termed “producers” that produce data for later dependent instructions. The subsequent instructions are “consumers” that consume the data produced by the producer instructions. The dependency scoreboard is a table of storage cells that tracks producers and consumers and designates whether a particular instruction is dependent on a producer. Active instructions are allocated storage elements for all active instructions. For example, a dependency scoreboard for tracking N active instructions will have N dependency storage cells for ones of the N active instructions. The storage cells for an active instruction may be set for each active instruction that is a “producer” instruction and all levels of dependency are tracked in each cycle. A consumer instruction will have storage cells set not only for all producer instructions, but also for all producers of all producer instructions. The multiple-level dependency tracking technique reduces the number of incorrect speculative instruction executions.
REFERENCES:
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5710902 (1998-01-01), Sheaffer et al.
patent: 5838988 (1998-11-01), Panwar et al.
patent: 5850533 (1998-12-01), Panwar et al.
patent: 5898853 (1999-04-01), Panwar et al.
patent: 5958047 (1999-09-01), Panwar et al.
patent: 6058472 (2000-05-01), Panwar et al.
patent: 6085305 (2000-07-01), Panwar et al.
patent: 6212626 (2001-04-01), Merchant et al.
patent: 6219778 (2001-04-01), Panwar et al.
patent: 6226713 (2001-05-01), Mehrotra
patent: 6240502 (2001-05-01), Panwar et al.
patent: 6269426 (2001-07-01), Hetherington et al.
patent: 6272623 (2001-08-01), Talcott
patent: 6304955 (2001-10-01), Arora
patent: 6334182 (2001-12-01), Merchant et al.
patent: 6542984 (2003-04-01), Keller et al.
patent: 6662293 (2003-12-01), Larson et al.
patent: 6715060 (2004-03-01), Arnold et al.
Coleman Eric
Sun Microsystems Inc.
Zagorin O'Brien Graham LLP
LandOfFree
Out-of-order processor that reduces mis-speculation using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Out-of-order processor that reduces mis-speculation using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Out-of-order processor that reduces mis-speculation using a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3552868