Out-of-order processing with predicate prediction and...

Details Out-of-order processing with predicate prediction and... Out-of-order processing with predicate prediction and...

2004-07-08

2008-05-27

Kim, Kenneth S. (Department: 2111)

Electrical computers and digital processing systems: processing

Processing control

Branching

C711S155000

Reexamination Certificate

active

07380111

ABSTRACT:
A method for processing registers in an out-of-order processor. A predicate in an instruction is predicted. An architecturally correct value is then computed using a read-modify-write operation. The predicted value is compared to the architecturally correct value. The instruction with an incorrectly-predicted predicate is flushed from the pipeline if the predicted value and the architecturally correct value are different.

REFERENCES:
patent: 4594655 (1986-06-01), Hao et al.
patent: 4819155 (1989-04-01), Wulf et al.
patent: 5051940 (1991-09-01), Vassiliadis et al.
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5287503 (1994-02-01), Narad
patent: 5437043 (1995-07-01), Fujii et al.
patent: 5535404 (1996-07-01), Tsubota
patent: 5546597 (1996-08-01), Martell et al.
patent: 5655135 (1997-08-01), Sholander et al.
patent: 5732234 (1998-03-01), Vassiliadis et al.
patent: 5838941 (1998-11-01), Valentine et al.
patent: 5859999 (1999-01-01), Morris et al.
patent: 5937178 (1999-08-01), Bluhm
patent: 5991531 (1999-11-01), Song et al.
patent: 5996032 (1999-11-01), Baker
patent: 6353883 (2002-03-01), Grochowski et al.
patent: 6363442 (2002-03-01), Chapman
patent: 6367004 (2002-04-01), Grochowski et al.
patent: 6513109 (2003-01-01), Gschwind et al.
patent: 6654878 (2003-11-01), Swanberg et al.
patent: 6757814 (2004-06-01), Kling et al.
patent: 6907484 (2005-06-01), Dwyer, III
patent: 2002/0087836 (2002-07-01), Jourdan et al.
patent: 2002/0143967 (2002-10-01), Derr
Jourdan et al., “A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification”, IEEE 1998, p. 10.
S. Muchnick, “Forward Substitution”, Advanced Complier Design and Implementaion, Copyright 1997 by Morgan Kaufmann Publisher, Section 13.1.3, p. 396, 3 pages, 1997.
Phillips et al., “High Performance 3-1 Interlock Collapsing ALU's”, IEEE, 1194, p. 12.
Jacobson et al., “Instruction Pre-Processing in Trace Processors”, 1999, 5 pages.

Affiliated with

Also associated with

Rating

Out-of-order processing with predicate prediction and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Out-of-order processing with predicate prediction and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Out-of-order processing with predicate prediction and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3987355