Static information storage and retrieval – Floating gate – Particular connection
Patent
1999-09-03
2000-10-31
Dinh, Son T.
Static information storage and retrieval
Floating gate
Particular connection
36518512, 36523003, G11C 1604
Patent
active
06141249&
ABSTRACT:
An embodiment of the present invention includes a nonvolatile memory system for storing sector information in storage locations within nonvolatile memory organized into blocks, a plurality of blocks defining a super block and each block having a predetermined plurality of sectors. The nonvolatile memory system includes a controller for shifting sector information to a first and a second block of a particular super block and writing sector information to the first block of the particular super block, wherein shifting to the second block occurs entirely during the writing to the first block thereby decreasing the time required to perform write operations to blocks and increasing overall system performance.
REFERENCES:
patent: 4210959 (1980-07-01), Wozniak
patent: 4355376 (1982-10-01), Gould
patent: 4405952 (1983-09-01), Slakmon
patent: 4450559 (1984-05-01), Bond et al.
patent: 4456971 (1984-06-01), Fukuda et al.
patent: 4498146 (1985-02-01), Martinez
patent: 4525839 (1985-07-01), Nozawa et al.
patent: 4616311 (1986-10-01), Sato
patent: 4654847 (1987-03-01), Dutton
patent: 4710871 (1987-12-01), Belknap et al.
patent: 4746998 (1988-05-01), Robinson et al.
patent: 4748320 (1988-05-01), Yorimoto et al.
patent: 4757474 (1988-07-01), Fukushi et al.
patent: 4774700 (1988-09-01), Satoh et al.
patent: 4800520 (1989-01-01), Iijima
patent: 4896262 (1990-01-01), Wayama et al.
patent: 4914529 (1990-04-01), Bonke
patent: 4920518 (1990-04-01), Nakamura et al.
patent: 4924331 (1990-05-01), Robinson et al.
patent: 4953122 (1990-08-01), Williams
patent: 5070474 (1991-12-01), Tuma et al.
patent: 5168465 (1992-12-01), Harari
patent: 5198380 (1993-03-01), Harari
patent: 5200959 (1993-04-01), Gross et al.
patent: 5226168 (1993-07-01), Kobayashi et al.
patent: 5268318 (1993-12-01), Harari
patent: 5268870 (1993-12-01), Harari
patent: 5270979 (1993-12-01), Harari et al.
patent: 5293560 (1994-03-01), Harari
patent: 5297148 (1994-03-01), Harari et al.
patent: 5303198 (1994-04-01), Adachi et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5337275 (1994-08-01), Garner
patent: 5341330 (1994-08-01), Wells et al.
patent: 5341339 (1994-08-01), Wells
patent: 5353256 (1994-10-01), Fandrich et al.
patent: 5357475 (1994-10-01), Hasbun et al.
patent: 5369615 (1994-11-01), Harari et al.
patent: 5388083 (1995-02-01), Assar et al.
patent: 5396468 (1995-03-01), Harari et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5422842 (1995-06-01), Cernea et al.
patent: 5428621 (1995-06-01), Mehrotra et al.
patent: 5430859 (1995-07-01), Norman et al.
patent: 5434825 (1995-07-01), Harari
patent: 5438573 (1995-08-01), Mangan et al.
patent: 5471478 (1995-11-01), Mangan et al.
patent: 5479638 (1995-12-01), Assar et al.
patent: 5485595 (1996-01-01), Assar et al.
patent: 5495442 (1996-02-01), Cernea et al.
patent: 5504760 (1996-04-01), Harari et al.
patent: 5508971 (1996-04-01), Cernea et al.
patent: 5524230 (1996-06-01), Sakaue et al.
patent: 5532962 (1996-07-01), Auclair et al.
patent: 5532964 (1996-07-01), Cernea et al.
patent: 5534456 (1996-07-01), Yuan et al.
patent: 5535328 (1996-07-01), Harari et al.
patent: 5544118 (1996-08-01), Harari
patent: 5544356 (1996-08-01), Robinson et al.
patent: 5554553 (1996-09-01), Harari
patent: 5563825 (1996-10-01), Cernea et al.
patent: 5566314 (1996-10-01), DeMarco et al.
patent: 5568439 (1996-10-01), Harari
patent: 5583812 (1996-12-01), Harari
patent: 5592420 (1997-01-01), Cernea et al.
patent: 5642312 (1997-06-01), Harari
patent: 5663901 (1997-09-01), Wallace et al.
patent: 5693570 (1997-12-01), Cernea et al.
patent: 5712819 (1998-01-01), Harari
patent: 5719808 (1998-02-01), Harari et al.
patent: 5778418 (1998-07-01), Auclair et al.
Book--Computer Architecture and Parallel Processing, Kai Hwang & Faye A. Briggs, McGraw-Hill Book Co., .COPYRGT. 1984, p. 64.
Magazine--"State of the Art: Magnetic VS. Optical Store Data in a Flash", by Walter Lahti and Dean McCarron, Byte magazine dated Nov. 1, 1990, 311, vol. 15, No. 12.
Magazine--Technology Updates, Integrated Circuits, "1-Mbit flash memories seek their role in system design", Ron Wilson, Senior Editor, Computer Design magazine 28 (1989) Mar. 1, No. 5, Tulsa OK, US, pp. 30 and 32.
1992 Symposium of VLSI Circuits Digest of Technical Papers, "EEPROM for Solid State Disk Applications", S. Mehoura et al., SunDisk Corporation, Santa Clara, CA. R. W. Gregor et al., AT&T Bell Laboratories, Allentown, PA. pp. 24 and 25.
Estakhri Petro
Iman Berhanu
Dinh Son T.
Lexar Media, Inc.
LandOfFree
Organization of blocks within a nonvolatile memory unit to effec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Organization of blocks within a nonvolatile memory unit to effec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Organization of blocks within a nonvolatile memory unit to effec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2060759