Optimum noise isolated I/O with minimized footprint

Details Optimum noise isolated I/O with minimized footprint Optimum noise isolated I/O with minimized footprint

1997-03-11

1999-06-22

Santamauro, Jon

Electronic digital logic circuitry

Interface

Current driving

326 27, 326 58, 326 83, H03K 190185

Patent

active

059146184

ABSTRACT:
An I/O buffer with minimized footprint; which is less susceptible to voltage spikes caused by switching noise, and which is adapted for used in a separate power bus arrangement. The buffer minimizes voltage spikes caused by switching noise by replacing the single large current surge that occurs during switching with smaller current surges at different times. This is accomplish by having two different drivers for the transitional and holding phases: a Transient Switching Circuit (TSC) and a Logic Holding Circuit (LHC). Generally, the TSC is operational to cause a change in the output signal when there is a change in the input signal. Conversely, the LHC is operational subsequent to the logic transition occurrence at the input signal to bring the output signal to the rail voltage.

REFERENCES:
patent: 5121003 (1992-06-01), Chuang et al.
patent: 5426376 (1995-06-01), Wong et al.
patent: 5534791 (1996-07-01), Mattos et al.
patent: 5717343 (1998-02-01), Kwong

Affiliated with

Also associated with

Rating

Optimum noise isolated I/O with minimized footprint does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimum noise isolated I/O with minimized footprint, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimum noise isolated I/O with minimized footprint will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1710262