Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-03-03
2000-06-13
Teska, Kevin J.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
703 19, 703 14, G06F 1750
Patent
active
060744294
ABSTRACT:
Speed, size, and power trade-offs of a VLSI combinational circuit are optimized through iterative restructuring. First, timing analysis for the circuit is performed (102) to find the critical path through the circuit (104). Then, a gate is selected from the critical path (106), and a window is contracted around the gate (108). Within the window, alternate structures are constructed (110) and sized (112). The best alternative is substituted into the window (114), and the new circuit is resized (116). If the new circuit is not an improvement over the old (118), then the original window is replaced (120). In any case, this is repeated for each gate in the circuit (124). The entire process is then repeated until either user constraints are met, or the circuit doesn't change (122).
REFERENCES:
patent: 4484292 (1984-11-01), Hong et al.
patent: 4495559 (1985-01-01), Gelatt, Jr. et al.
patent: 4533993 (1985-08-01), McCanny et al.
patent: 4543646 (1985-09-01), Ambrosius, III et al.
patent: 4639857 (1987-01-01), McCanny et al.
patent: 4827428 (1989-05-01), Dunlop
patent: 5095454 (1992-03-01), Huang
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5408663 (1995-04-01), Miller et al.
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5508937 (1996-04-01), Abato et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5553000 (1996-09-01), Dey et al.
patent: 5619418 (1997-04-01), Blauuw
patent: 5654898 (1997-08-01), Roetcisoender et al.
patent: 5666288 (1997-09-01), Jones et al.
patent: 5751593 (1998-05-01), Pullela et al.
patent: 5787008 (1998-07-01), Pullela et al.
patent: 5790415 (1998-08-01), Pullela et al.
patent: 5903471 (1999-05-01), Pullela et al.
US Patent Application, Satyamurthy, et al., "Simulation corrected sensitivity," Serial No. 08/429,488, filed Apr. 10, 1996.
US Patent Application, Blaauw, et al., "Element Sizing for Integrated Circuits," Serial No. 08/495,061, filed Jun. 26, 1995.
US Patent Application, Blaauw et al., "A Logic Gate Size Optimization Process for an Inegrated Circuit Whereby Circuit Speed is Improved While Circuit Area is Optimized," Serial No. 08/390,210, filed Feb. 16, 1995.
Lin, et al., "Cell Height Driven Transistor Sizing in a Cell Based Model Design", IEEE, pp. 425-429, 1994.
Lee, et al., "A New Approach to Optimal Transistor Sizing in CMOS Digital Designs", IEEE,pp. 415-418, Jun. 1991.
Matson, "Optimization of Digital MOS VLSI Circuits", Chapel Hill Conference on Very Large Scale Integration, pp. 109-126, 1985.
Jouppi, "Timing Analysis for nMos VLSI", IEEE 20th Design Automation Conference, Paper 27.3, pp. 411-418, 1983.
US Patent Application, Edwards, et al. "Power Optimization for Integrated Circuits," Serial No. 08/521,493, filed Aug. 30, 1995.
US Patent Application, Dharchoudhury, et al., "Fast Semi-Analytical Timing Simulation of MOS Circuits," Serial No. 08/629,489, filed on Apr. 10, 1996 .
Blaauw David
Moore Stephen C.
Panda Rajendran
Pullela Satyamurthy
Vijayan Gopalakrishnan
Motorola Inc.
Siek Vuthe
Teska Kevin J.
LandOfFree
Optimizing combinational circuit layout through iterative restru does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimizing combinational circuit layout through iterative restru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimizing combinational circuit layout through iterative restru will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2065031