Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-09-19
2010-02-16
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07665054
ABSTRACT:
A computer-readable medium stores a specification for a circuit layout. The specification includes: a configuration of rooms for placing devices, one or more room constraints for the configuration of rooms, one or more groups of devices for the rooms, and one or more device constraints for devices in a same room. The configuration of rooms may include a tree-structure for the rooms. The room constraints may include a common symmetry line for a first room and a second room. The device constraints may include a self-symmetry constraint for a first device about a symmetry line in a first room. The device constraints may include a symmetry constraint for a first device and a second device about a symmetry line in a first room. The devices may include analog or RF (radio frequency) devices.
REFERENCES:
patent: 4554625 (1985-11-01), Otten
patent: 6011911 (2000-01-01), Ho et al.
patent: 6066180 (2000-05-01), Kim et al.
patent: 6090153 (2000-07-01), Chen et al.
patent: 6161078 (2000-12-01), Ganley
patent: 6269277 (2001-07-01), Hershenson et al.
patent: 6282694 (2001-08-01), Cheng et al.
patent: 6367052 (2002-04-01), Steinberg et al.
patent: 6389582 (2002-05-01), Valainis et al.
patent: 6446239 (2002-09-01), Markosian et al.
patent: 6449761 (2002-09-01), Greidinger et al.
patent: 6550046 (2003-04-01), Balasa et al.
patent: 6643834 (2003-11-01), Satoh et al.
patent: 6651235 (2003-11-01), Dai et al.
patent: 6651237 (2003-11-01), Cooke et al.
patent: 6678644 (2004-01-01), Segal
patent: 6732336 (2004-05-01), Nystrom et al.
patent: 6760900 (2004-07-01), Rategh et al.
patent: 6789246 (2004-09-01), Mohan et al.
patent: 6802050 (2004-10-01), Shen et al.
patent: 6874133 (2005-03-01), Gopalakrishnan et al.
patent: 7065727 (2006-06-01), Hershenson et al.
patent: 7093220 (2006-08-01), Fallon et al.
patent: 7184919 (2007-02-01), Carbonell et al.
patent: 7191112 (2007-03-01), Demler et al.
patent: 7350164 (2008-03-01), Xu et al.
patent: 7386823 (2008-06-01), Tsai et al.
patent: 7448003 (2008-11-01), Zhang et al.
patent: 2002/0087939 (2002-07-01), Greidinger et al.
patent: 2002/0184603 (2002-12-01), Hassibi et al.
patent: 2004/0153278 (2004-08-01), Zhang et al.
patent: 2004/0153982 (2004-08-01), Zhang et al.
patent: 2008/0016483 (2008-01-01), Chan
Balasa et al.; “On the exploration of the solution space in analog placement with symmetry constraints”; Feb. 2004; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on; vol. 23, Issue 2, pp. 177-191.
Balasa et al.; “Efficient solution space exploration based on segment trees in analog placement with symmetry constraints”; Nov. 10-14, 2002; Computer Aided Design, ICCAD. IEEE/ACM International Conference on; pp. 497 -502.
Jangkrajarng et al.; “Multiple specifications radio-frequency integrated circuit design with automatic template-driven layout retargeting”; Jan. 27-30, 2004; Design Automation Conference, 2004. Proceedings of the ASP-DAC 2004. Asia and South Pacific; pp. 394-399.
Bhattacharya et al.; “Hierarchical extraction and verification of symmetry constraints for analog layout automation”; Jan. 27-30, 2004; Design Automation Conference, 2004. Proceedings of the ASP-DAC 2004. Asia and South Pacific; pp. 400-405.
“Method for Improving Geometric Packaging of Circuit Chip Modules: Utilizing Top-Down Slicing-Based Floorplanning,” IBM Technical Disclosure Bulletin, TBD-ACC-No. NN8712251, Dec. 1, 1987, 30(7):251-253.
Balasa, F. et al. (1999) “Module Placement for Analog Layout Using The Sequence-Pair Representation,” Proc. of the 36th ACM/IEEE Design Automation Conf. (DAC), New Orleans LA, Jun. 1999, pp. 274-279.
Balasa, F. et al. (2001) “Device-Level Placement For Analog Layout: An Opportunity For Non-Slicing Topological Representations,” Proc. Asia and South-Pacific Design Automation Conf. (ASP-DAC), Yokohama, Japan, Jan.- Feb. 2001, pp. 281-286.
Balasa, F. et al. (Jul. 2000) “Symmetry Within The Sequence-Pair Representation In The Context Of Placement For Analog Design,” IEEE Transactions On Computer-Aided Design Of Integrated Circuits and Systems, 19(7):721-731.
Brandolese, M. et al. (1996) “Analog Circuits Placement: A Constraint Driven Methodology,” IEEE International Symposium on Circuits and Systems 1996, ISCAS, Atlanta, Georgia, pp. 635-638.
Cohn, J.M. et al. (Mar. 1991) “KOAN/ANAGRAM II: New Tools For Device-Level Analog Placement and Routing,” IEEE JSSC, 26(3).
Felt, E. et al. (1992) “An Efficient Methodology For Symbolic Compaction Of Analog IC's With Multiple Symmetry Constrains,” Proc. European Design Automation Conference, Hamburg, Germany, pp. 148-153.
Felt, E. et al. (1993) “Performance-Driven Compaction for Analog Integrated Circuits,” Proc. IEEE 1993 Custom Integrated Circuits Conference, San Diego, CA, May 9-12, 1993, pp. 17.3.1-17.3.5.
Ganley, J. (1999) “Efficient Solution of Systems Of Orientation Constraints,” In Proc. 1999 International Symposium On Physical Design, Monterrey, CA, Apr. 12-14, 1999, pp. 140-144.
Guo, P.N. et al. (1999) “An O-Tree Representation Of Non-Slicing Floorplan and Its Application,” Proc. ACM/IEEE Design Automation Conference, New Orleans, LA, Jun. 21-25, 1999, pp. 268-273.
Jepsen, D.W. et al. (Nov. 1984) “Macro Placement By Monte Carlo Annealing,” Proc. IEEE International Conference on Computer Design, pp. 495-498.
Kleinhans, J.M. (Mar. 1991) “GORDIAN: VLSI Placement By Quadratic Programming And Slicing Optimization,” IEEE Transactions On Computer-Aided Design, 10(3):356-365.
Liu, E.C. et al. (2001) “Slicing Floorplan Design With Boundary -Constrained Modules” Proceedings of the 2001 International Symposium on Physical Design, Sonoma, CA, Apr. 1-4, 2001, pp. 124-129.
Malavasi, E. et al. (1997) “Quick Placement With Geometric Constraints,” IEEE 1997 Custom Integrated Circuits Conference, May 5-8, 1997, Santa Clara, CA, pp. 561-564.
Malavisi, E. (Oct. 1991) “Virtual Symmetry Axes for the Layout of Analog IC's,” Proc. 2nd ICVC, Seoul, Korea, pp. 1-10.
Maruvada et al. (2003) “Placement with symmetry constraints for analog layout using red-black trees,” 2003 International Symposium on Circuits and Systems, May 25-28, 2003, 5:V489-V492.
Mitra, S. et al. (1992) “System-Level Routing of Mixed-Signal ASIC's in WREN,” Proc. IEEE International Conference on Computer-Aided Design, Santa Clara, CA, Nov. 8-12, 1992, pp. 394-399.
Murata, H. et al. (Dec. 1996) “VLSI Module Placement Based on Rectangle-Packing By the Sequence-Pair,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 15(12):1518-1524.
Okuda, R. et al. (1989) “An Efficient Algorithm for Layout Compaction Problem With Symmetry Constraints,” Proc. IBB ICCAD, Santa Clara, CA, Nov. 5-9, 1989, pp. 148-151.
Pang, Y. et al. (Jun. 2000) “Block Placement Symmetry Constraints Based on the O-Tree Non-Slicing Representation,” Proc. ACM/IEEE Design Automation Conference, Los Angeles, CA, Jun. 5-9, 2000, pp. 464-467.
Pillan, M. et al. (1994) “Constraint Generation and Placement for Automatic Layout Design of Analog Integrated Circuits,” Proc. IEEE International Symposium on Circuits and Systems, 1:355-358.
Prieto J.A. et al. (1997) “A performance-driven placement algorithm with simultaneous Place&Route optimization for analog IC's,” European Design and Test Conference, Mar. 17-20, 1997, pp. 389-394.
Prieto, J.A. et al. (1994) “An Algorithm For the Place-And-Route Problem In the Layout of Analog Circuits,” Proc. IEEE ISCAS, London, UK, May 30-Jun. 2, 1994, pp. 491-494.
Sait, Sadiq M. and Habib Youssef. (1995). VLSI Physical Design Automation: Theory and Practice. IEEE Press: Piscataway, NJ pp. 1-33 and 388-403.
Shah, A. et al. (2002). “High Performance CMOS-Amplifier Design Uses Front-to-Back Analog Flow,” EDN Design Feature located
Gopalakrishnan Prakash
Yurovsky Alisa
Cadence Design Systems Inc.
Duane Morris LLP
Rossoshek Helen
LandOfFree
Optimizing circuit layouts by configuring rooms for placing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimizing circuit layouts by configuring rooms for placing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimizing circuit layouts by configuring rooms for placing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4226429