Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2008-04-22
2008-04-22
Phan, Raymond N (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S317000, C710S305000, C710S307000
Reexamination Certificate
active
11161612
ABSTRACT:
Many Peripheral Component Interconnect Express (PCIE) lanes are available between a root complex host and peripherals inserted into slots. Each PCIE lane is a bi-directional serial bus, with a transmit differential pair and a receive differential pair of data lines. Some lanes are directly connected from the root complex host to each slot. Each slot is driven by a different port and a different direct physical layer on the host. Other lanes are configurable and can be driven by any port and use a configurable physical layer on the host. These configurable lanes pass through an external switch or crossbar that connects the lanes from the host to one or more of the slots. The direct-connect lanes can be the first lanes to a slot while the configurable lanes are the higher-numbered lanes.
REFERENCES:
patent: 4490788 (1984-12-01), Rasmussen
patent: 5144293 (1992-09-01), Rouse
patent: 5613141 (1997-03-01), Szatkowski et al.
patent: 5974058 (1999-10-01), Burns et al.
patent: 6154797 (2000-11-01), Burns et al.
patent: 6301637 (2001-10-01), Krull et al.
patent: 6556628 (2003-04-01), Poulton et al.
patent: 6754757 (2004-06-01), Lewis
patent: 7174411 (2007-02-01), Ngai
Auvinen Stuart T.
gPatent LLC
Pericom Semiconductor Corp.
Phan Raymond N
LandOfFree
Optimized topographies for dynamic allocation of PCI express... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimized topographies for dynamic allocation of PCI express..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimized topographies for dynamic allocation of PCI express... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3904648