Electrical computers and digital processing systems: processing – Instruction issuing – Simultaneous issuance of multiple instructions
Reexamination Certificate
1999-08-05
2002-04-09
Kim, Kenneth S. (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction issuing
Simultaneous issuance of multiple instructions
C709S241000, C712S222000
Reexamination Certificate
active
06370637
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to the field of microprocessors and, more particularly, to superscalar floating point units.
2. Description of the Related Art
Most microprocessors must support multiple data types. For example, x86-compatible microprocessors must execute two types of instructions; one set defined to operate on integer data types, and a second set defined to operate on floating point data types. In contrast with integers, floating point numbers have fractional components and are typically represented in exponent-significand format. For example, the values 2.15×10
3
and −10.5 are floating point numbers while the numbers −1, 0, and 7 are integers. The term “floating point” is derived from the fact that there is no fixed number of digits before or after the decimal point, i.e., the decimal point can float. Using the same number of bits, the floating point format can represent numbers within a much larger range than integer format. For example, a 32-bit signed integer can represent the integers between −2
31
and 2
31
−1 (using two's complement format). In contrast, a 32-bit (“single precision”) floating point number as defined by the Institute of Electrical and Electronic Engineers (IEEE) Standard 754 has a range (in normalized format) from 2
−126
to 2
127
×(2−2
23
) in both positive and negative numbers.
FIG. 1
illustrates an exemplary format for an 8-bit integer
100
. As the figure illustrates, negative integers are represented using the two's complement format
106
. To negate an integer, all bits are inverted to obtain the one's complement format
102
. A constant
104
of one is then added to the least significant bit (LSB).
FIG. 2
shows an exemplary format for a floating point value. Value
110
a 32-bit (single precision) floating point number. Value
110
is represented by a significand
112
(23 bits), a biased exponent
114
(8 bits), and a sign bit
116
. The base for the floating point number (2 in this case) is raised to the power of the exponent and multiplied by the significand to arrive at the number represented. In microprocessors, base
2
is most common. The significand comprises a number of bits used to represent the most significant digits of the number. Typically, the significand comprises one bit to the left of the radix point and the remaining bits to the right of the radix point. A number in this form is said to be “normalized”. In order to save space, in some formats the bit to the left of the radix point, known as the integer bit, is not explicitly stored. Instead, it is implied in the format of the number.
Floating point values may also be represented in 64-bit (double precision) or 80-bit (extended precision) format. As with the single precision format, a double precision format value is represented by a significand (52 bits), a biased exponent (11 bits), and a sign bit. An extended precision format value is represented by a significand (64 bits), a biased exponent (15 bits), and a sign bit. However, unlike the other formats, the significand in extended precision includes an explicit integer bit. Additional information regarding floating point number formats may be obtained in IEEE Standard 754.
The recent increased demand for graphics-intensive applications (e.g., 3D games and virtual reality programs) has placed greater emphasis on a microprocessor's floating point performance. Given the vast amount of software available for x86 microprocessors, there is particularly high demand for x86-compatible microprocessors having high performance floating point units. Thus, microprocessor designers are continually seeking new ways to improve the floating point performance of x86-compatible microprocessors.
One technique used by microprocessor designers to improve the performance of all floating point instructions is pipelining. In a pipelined microprocessor, the microprocessor begins executing a second instruction before the first has been completed. Thus, several instructions are in the pipeline simultaneously, each at a different processing stage. The pipeline is divided into a number of pipeline stages, and each stage can execute its operation concurrently with the other stages. When a stage completes an operation, it passes the result to the next stage in the pipeline and fetches the next operation from the preceding stage. The final results of each instruction emerge at the end of the pipeline in rapid succession.
Typical pipeline stages in a modem microprocessor include fetching, decoding, address generation, scheduling, execution, and retiring. Fetching entails loading the instruction from the instruction cache. Decoding involves examining the fetched instruction to determine how large it is, whether or not it requires an access to memory to read data for execution, etc. Address generation involves calculating memory addresses for instructions that access memory. Scheduling involves the task of determining which instructions are available to be executed and then conveying those instructions and their associated data to the appropriate execution units. The execution stage actually executes the instructions based on information provided by the earlier stages. After the instruction is executed, the results produced are written back either to an internal register or the system memory during the retire stage.
Yet another technique used to improve performance is out-of-order execution. Out-of-order execution involves reordering the instructions being executed (to the extent allowed by dependencies) so as to keep as many of the microprocessor's floating point execution units as busy as possible. As used herein, a microprocessor may have a number of execution units (also called functional units), each optimized to perform a particular task or set of tasks. For example, one execution unit may be optimized to perform integer addition, while another execution unit may be configured to perform floating point addition.
Another popular technique used to improve floating point performance is parallel execution. Parallel execution allows more than one instruction to be executed per clock cycle. This is accomplished by having multiple execution pipelines. For example, an addition instruction may be executed in an addition execution pipeline at the same time that a multiply instruction is executed in a multiply execution pipeline. Microprocessors and floating point units that support parallel execution and pipelining are often referred to as “superscalar” because they are able to execute more than one instruction per clock cycle.
Another method used by some designers to improve performance and simplify the design of the microprocessor is to logically separate the floating point portions of the microprocessor from the integer portions. In this configuration, the floating point portions of the microprocessor are referred to as a floating point coprocessor or floating point unit (FPU), even though it is typically implemented on the same silicon substrate as the microprocessor. If a floating point instruction is detected by the microprocessor, the instruction is handed off the to floating point coprocessor for execution. The coprocessor then executes the instruction independently from the rest of the microprocessor. Since the floating point coprocessor has its own set of registers, this technique works well for most floating point instructions.
Still another feature implemented in some modern floating point units is register renaming. Register renaming utilizes a set of pointers to indirectly access registers. Turning to
FIGS. 3A-B
, an example of register renaming is shown.
FIG. 3A
illustrates one type of register renaming that utilizes a register map
70
that includes a pointer for each register and a top-of-stack pointer
72
. For example, when an instruction accesses the top of stack register, the floating point unit reads top-of-stack pointer
72
, which points to one of the pointers in the register map. That pointer i
Juffa Norbert
Meier Stephan G.
Oberman Stuart F.
Weber Frederick D.
Kim Kenneth S.
Kivlin B. Noäl
LandOfFree
Optimized allocation of multi-pipeline executable and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimized allocation of multi-pipeline executable and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimized allocation of multi-pipeline executable and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2928597