Optimization of the top level in abutted-pin hierarchical...

Details Optimization of the top level in abutted-pin hierarchical... Optimization of the top level in abutted-pin hierarchical...

2005-03-08

2005-03-08

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06865721

ABSTRACT:
An abutted-pin hierarchical physical design process is described. The abutted-pin hierarchical physical design provides solutions to the problems of the traditional hierarchical physical design and provides additional advantages and benefits. In particular, the abutted-pin hierarchical physical design does not have channels. Moreover, in the abutted-pin hierarchical physical design, components of the top-level are merged into the block-level so that the top-level netlist is reduced significantly.

REFERENCES:
patent: 5604680 (1997-02-01), Bamji et al.
patent: 5883808 (1999-03-01), Kawarabayashi
patent: 5910899 (1999-06-01), Barrientos
patent: 6058252 (2000-05-01), Noll et al.
patent: 6154874 (2000-11-01), Scepanovic et al.
patent: 6173435 (2001-01-01), Dupenloup
patent: 6463567 (2002-10-01), Kozai
patent: 6490707 (2002-12-01), Baxter
patent: 6546525 (2003-04-01), Sugimoto et al.
patent: 6553551 (2003-04-01), Zolotykh et al.
patent: 6631504 (2003-10-01), Dervisoglu et al.

Affiliated with

Also associated with

Rating

Optimization of the top level in abutted-pin hierarchical... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimization of the top level in abutted-pin hierarchical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimization of the top level in abutted-pin hierarchical... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3422155