Electrical computers and digital processing systems: memory – Address formation – Generating prefetch – look-ahead – jump – or predictive address
Reexamination Certificate
2011-06-21
2011-06-21
Thomas, Shane M (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Generating prefetch, look-ahead, jump, or predictive address
C711S154000, C711S204000, C711SE12058
Reexamination Certificate
active
07966473
ABSTRACT:
The invention concerns a method for read-addressing a site among a plurality of storage units using a coded address derived from an instruction. The method comprises the following steps: a) predicting (104) the storage unit corresponding to the site to be addressed; b) decoding (108) the address of the site to be addressed and determining (109) the storage unit to be addressed; c) managing (105) a potential read and rewrite conflict assuming that the predicted storage unit is the storage unit to be addressed; d) controlling (111) the addressing of the predicted storage unit at the end of the managing step (105); e) at the end of step b), determining (110) whether the storage unit to be addressed corresponds to the predicted storage unit; and f) if the storage unit to be addressed does not correspond to the predicted storage unit, managing (115) a possible read and rewrite conflict in the storage unit to be addressed and addressing the site of the storage unit to be addressed.
REFERENCES:
patent: 4236205 (1980-11-01), Kindseth et al.
patent: 5060188 (1991-10-01), Zulian et al.
patent: 5611065 (1997-03-01), Alferness et al.
patent: 5710914 (1998-01-01), Verbauwhede et al.
patent: 6101577 (2000-08-01), Tran
patent: 6189068 (2001-02-01), Witt et al.
patent: 6253276 (2001-06-01), Jeddeloh
patent: 6651162 (2003-11-01), Levitan et al.
patent: 6694421 (2004-02-01), Yoaz et al.
patent: 7062638 (2006-06-01), Yoaz et al.
patent: 7181598 (2007-02-01), Jourdan et al.
patent: 2002/0078332 (2002-06-01), Seznec et al.
patent: 2003/0051099 (2003-03-01), Yoaz et al.
patent: 2003/0182543 (2003-09-01), Keller et al.
Adi Yoaz et al. “Speculation techniques for improving load related instruction scheduling”, May 1999, ACM SIGARCH Computer Architecture News, vol. 27, Issue 2, pp. 42-53.
Devaux Fabrice
Henriques Jean-Paul
Chrzanowski Matthew R
Infineon - Technologies AG
Jorgenson Lisa K.
Morris James H.
STMicroelectronics S.A.
LandOfFree
Optimised storage addressing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimised storage addressing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimised storage addressing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2741185