Optimal solution to control data channels

Details Optimal solution to control data channels Optimal solution to control data channels

2011-08-23

2011-08-23

Choe, Yong (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S111000

Reexamination Certificate

active

08006032

ABSTRACT:
A dynamic random access memory (DRAM) controller may comprise two sub-controllers, each capable of handling a respective N-bit interface (e.g. 64-bit interface). Each sub-controller may also be configurable to be (2*N)-bit (e.g. 128-bit) capable with respect to control logic, for controlling a logical 128-bit data path. In ganged mode, each sub-controller may logically operate as if it were handling data in 128-bit chunks, (i.e. handling the entire 128-bit data path), while actual full bandwidth may be achieved by having one of the sub-controllers operate on commands and a first N-bit portion of each (2*N)-bit chunk of data, and having the other sub-controller operate on a “copy” of the commands with a corresponding remaining N-bit portion of each (2*N)-bit chunk of data. Once the basic input/output system (BIOS) has configured and initialized the two DRAM controllers to operate in ganged mode, the BIOS and all software may no longer need to be aware that two memory controllers are used to access a single (2*N)-bit wide channel.

REFERENCES:
patent: 5703813 (1997-12-01), Manning
patent: 5828856 (1998-10-01), Bowes
patent: 5998829 (1999-12-01), Choi
patent: 6026466 (2000-02-01), Su
patent: 6055615 (2000-04-01), Okajima
patent: 6108745 (2000-08-01), Gupta
patent: 6445638 (2002-09-01), Hsu
patent: 6452834 (2002-09-01), Kengeri
patent: 6545935 (2003-04-01), Hsu
patent: 6816889 (2004-11-01), Graham
patent: 6999091 (2006-02-01), Saxena
patent: 7091543 (2006-08-01), Tzeng
patent: 7110306 (2006-09-01), Parris
patent: 2005/0033909 (2005-02-01), Chang et al.
patent: 2005/0289317 (2005-12-01), Liou
patent: 2006/0294264 (2006-12-01), Akiyama
Infineon Technologies North America Corporation and Kingston Technology COmpany, Inc.: “Intel Dual-Channel DDR Memory Architecture White Paper” [Online] Sep. 2003, XP002505798; http://www.kingston.com
ewtech/MKF—520DDRWhitepaper.pdf.
International Search Report in application No. PCT/US2008/009101 mailed Jul. 28, 2008.
Translation of Official Communication in German application No. 11 2008 002 273.9 issued on Oct. 13, 2010.

Affiliated with

Also associated with

Rating

Optimal solution to control data channels does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimal solution to control data channels, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimal solution to control data channels will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2624751