Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate
2005-10-18
2005-10-18
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Scoreboarding, reservation station, or aliasing
Reexamination Certificate
active
06957323
ABSTRACT:
This disclosure describes an operand file, a device that combines the functions of a register file, a reservation station, and a rename buffer into single storage element. The advantage of this mechanism is that it eliminates copying results and operands between the register file, reservation station, and rename buffer, thereby greatly simplifying the design and reducing area and power consumption. Furthermore, it can also be used in multithreaded processors that spawn children threads by copying some or all of the parent thread's registers to each of the children thread's registers.
REFERENCES:
patent: 5488730 (1996-01-01), Brown et al.
patent: 5535346 (1996-07-01), Thomas, Jr.
patent: 6167508 (2000-12-01), Farrell et al.
patent: 6192461 (2001-02-01), Williamson et al.
patent: 6237082 (2001-05-01), Witt et al.
patent: 6240503 (2001-05-01), Witt
Coleman Eric
Elan Research, Inc.
Sawyer Law Group PLLC
LandOfFree
Operand file using pointers and reference counters and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Operand file using pointers and reference counters and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operand file using pointers and reference counters and a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3457144