Operand collector architecture

Details Operand collector architecture Operand collector architecture

2006-11-01

2010-11-16

Hsu, Joni (Department: 2628)

Computer graphics processing and selective visual display system

Computer graphics display memory system

Cache

C345S531000, C345S505000

Reexamination Certificate

active

07834881

ABSTRACT:
An apparatus and method for simulating a multi-ported memory using lower port count memories as banks. A collector units gather source operands from the banks as needed to process program instructions. The collector units also gather constants that are used as operands. When all of the source operands needed to process a program instruction have been gathered, a collector unit outputs the source operands to an execution unit while avoiding writeback conflicts to registers specified by the program instruction that may be accessed by other execution units.

REFERENCES:
patent: 4532589 (1985-07-01), Shintani et al.
patent: 4964042 (1990-10-01), Sterling et al.
patent: 5604878 (1997-02-01), Colwell et al.
patent: 5701426 (1997-12-01), Ryan
patent: 5913049 (1999-06-01), Shiell et al.
patent: 6091430 (2000-07-01), Bodin et al.
patent: 6092175 (2000-07-01), Levy et al.
patent: 6154826 (2000-11-01), Wulf et al.
patent: 6167486 (2000-12-01), Lee et al.
patent: 6615340 (2003-09-01), Wilmot, II
patent: 6795889 (2004-09-01), Berg et al.
patent: 6833831 (2004-12-01), Emberling et al.
patent: 7120783 (2006-10-01), Fotland et al.
patent: 7376954 (2008-05-01), Kissell
patent: 2002/0103990 (2002-08-01), Potash
patent: 2003/0041228 (2003-02-01), Rosenbluth et al.
patent: 2003/0163669 (2003-08-01), DeLano
patent: 2004/0080512 (2004-04-01), McCormack et al.
patent: 2006/0012603 (2006-01-01), Lindholm et al.
patent: 0 962 856 (1999-08-01), None
patent: 62-242243 (1987-10-01), None
patent: 6-332721 (1994-12-01), None
patent: 11-184674 (1999-07-01), None
patent: 2003-241961 (2003-08-01), None
patent: 2003-256199 (2003-09-01), None
Eggers, et al. “Simultaneous Multithreading: A Platform for Next-Generation Processors,”IEEE Micro, vol. 17, No. 5, pp. 12-19, Sep./Oct. 1997.
Carl A. Waldspurger, et al. “Register Relocation: Flexible contexts for Multithreading”, Proceedings of the Annual International Symposium on Computer Architecture, vol. Symp. 20, May 16, 1993 pp. 120-130.
English Abstract of JP 62-242243 (provided as explanation of relevance).
English Translation of JP 6-332721 (provided as explanation of relevance).
English Translation of JP 11-184674 (provided as explanation of relevance).
English Translation of JP 2003-241961 (provided as explanation of relevance).
English Translation of JP 2003-256199 (provided as explanation of relevance).

Affiliated with

Also associated with

Rating

Operand collector architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Operand collector architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operand collector architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4187257