Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-03-07
1998-03-24
Tsai, Jey
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
438240, 438 3, 438250, H01L 218242
Patent
active
057316082
ABSTRACT:
A method of forming a semi-conductor structure forming, on a prepared substrate, a ferroelectric memory (FEM) gate unit. A gate junction region is formed between the source junction region and the drain junction region for the FEM gate unit on a FEM gate unit device area, which FEM gate unit includes a lower metal layer, a ferroelectric (FE) layer, and an upper metal layer, and which is formed on a conductive channel precursor.
The structure of the semiconductor includes a substrate, which may be either bulk silicon or SOI-type silicon, conductive channels of first and second type formed above the substrate, an FEM gate unit formed above a channel region, wherein the FEM gate unit includes a lower metal layer, an FE layer, and an upper metal layer, and wherein a conductive channel of a second type is formed under the FEM gate unit.
REFERENCES:
patent: 3832700 (1974-08-01), Wu et al.
patent: 4419809 (1983-12-01), Riseman et al.
patent: 5070029 (1991-12-01), Pfiester et al.
patent: 5180681 (1993-01-01), Mishra et al.
patent: 5300799 (1994-04-01), Nakamura et al.
patent: 5303182 (1994-04-01), Nakao et al.
patent: 5345415 (1994-09-01), Nakao et al.
patent: 5365094 (1994-11-01), Takasu
patent: 5373462 (1994-12-01), Achard et al.
patent: 5416735 (1995-05-01), Onishi et al.
patent: 5431958 (1995-07-01), Desu et al.
patent: 5446688 (1995-08-01), Torimaru
patent: 5536666 (1996-07-01), Miller et al.
patent: 5585289 (1996-12-01), Kitano
Jiang et al. "A New Electrode Technology for High-Density Nonvolatile Ferroelectric (SrBi.sub.2 Ta.sub.2 O.sub.9) Memories" IEEE 1996 Symposium on VLSI Technology Digest of Technical Papers, pp. 26-27, 1966.
Hsu Sheng Teng
Lee Jong Jan
Maliszewski Gerald W.
Ripma David C.
Sharp Kabushiki Kaisha
Sharp Microelectronics Technology Inc.
Tsai Jey
LandOfFree
One transistor ferroelectric memory cell and method of making th does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with One transistor ferroelectric memory cell and method of making th, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and One transistor ferroelectric memory cell and method of making th will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2290922