Static information storage and retrieval – Systems using particular element – Semiconductive
Reexamination Certificate
2001-08-09
2003-05-20
Le, Thong (Department: 2818)
Static information storage and retrieval
Systems using particular element
Semiconductive
C365S225700, C365S115000
Reexamination Certificate
active
06567301
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to programmable memory cells and memory devices using programmable memory cells. More particularly, the invention relates to a one-time programmable unit memory cells and memory devices using the one-time programmable unit memory cells.
BACKGROUND OF THE INVENTION
The demand for semiconductor devices has increased dramatically in recent years. One can readily observe the pervasiveness of consumer electronic devices in the modem world. Most or all of the consumer electronic devices are made possible because of developments in semiconductor devices. As the consumer electronic devices become smaller, more sophisticated, and less expensive, increasingly higher densities of the semiconductor devices, including memories, are demanded at a lower cost in today's market place.
In the field of memories, the demand for ever increasing densities and lower cost is particularly true, especially for the non-volatile memories, i.e., those memories that do not lose data even when power is not supplied.
A non-volatile memory may be a one time programmable (“OTP”) or reprogrammable. As the name suggests, OTP memory is programmed once, and it is permanent for all practical purposes. Most OTP memories can be categorized into four basic types: 1) anti-fuse, 2) fuse, 3) charge storage (EPROM), and 4) mask ROM.
Programmable elements based on an anti-fuse typically rely on breakdown of metalin-sulator-metal or diode structures to create the two resistance states. Programming voltages in excess of 10 V are generally required. In addition, the current required for anti-fuse breakdown can be large, which leads to large drive transistors. If used as a memory cell, an access transistor is typically included in the memory cell.
Memory cells based on a fuse storage element are not widely used due to the large cell size. A planar fuse requires a minimum area of 8&lgr;
2
(where &lgr; is the minimum photolithographic feature size), since a contact region is needed on each end of the fuse. Generally the fuse is even larger than 8&lgr;
2
to provide a more readily programmed element. As for the anti-fuse, the programming current can be large, which leads to large drive transistors as mentioned above. Adding an access transistor increases the minimum cell size even further.
In the case of EPROM, programming the bit requires a high write voltage to transfer charge from the substrate to the floating gate of the memory cell by Fowler-Nordheim electron tunneling. Write speed is limited by the tunneling current density. EPROM is unique within the OTP memory family in that it can be reprogrammed, but it has to be erased first by exposing the memory array to a ultra-violet light source. This procedure is not easily implemented and the entire memory is erased.
A mask read only memory (“mask ROM”) is a memory that is programmed at the time of fabrication, and thus is a type of an OTP memory. Mask ROM is relatively less complex since the circuitry to enable writability is not needed, and thus is less costly when compared to other OTP memories. Because the programming is part of the fabrication process, the mask ROM cannot be “field programmed”, i.e., programmed by the purchaser to fit the particular needs of the purchaser. In other words, mask ROMs do not provide the flexibility of field programmability. Also, unless the mask ROMs are manufactured in bulk, cost savings cannot generally be realized.
Existing OTP memory technologies described above are based on cell sizes considerably larger than 4&lgr;
2
, the minimum cell size for a cross-point memory. In addition, in each case the memory cell consists of a single plane of memory elements constructed on a single crystal silicon substrate, with sense and programming electronics located around the periphery of the memory array. Since single crystal silicon transistors are integral components of the memory elements in the foregoing technologies, stacking memory layers on top of one another to increase density is not possible. Consequently, high density, low cost OTP memories are difficult to fabricate.
SUMMARY OF THE INVENTION
In accordance with an aspect of the present invention, a one-time programmable memory cell may include a top conductor extending in a first direction and a bottom conductor extending in a second direction. The top and bottom conductors define a cross-point at an intersection between the two conductors. The top and bottom conductors are electrically connected. The memory cell may also include a vertically oriented fuse formed in the cross-point between the top and bottom conductors. The fuse may also have electrical connectivity with the top and bottom conductors. Further, the memory cell may include a diode formed in electrical series with the vertically oriented fuse. The diode may also be formed between the top and bottom conductors.
In accordance with another aspect of the principles of the invention, a method of fabricating a one-time programmable memory cell may include forming a top conductor extending in a first direction and forming a bottom conductor extending in a second direction so as to define a cross-point at an intersection between the top and bottom conductors. The top and bottom conductors may have electrical connectivity with each other. The method may also included forming a vertically oriented fuse in the cross-point between the top and bottom conductors. The method may further included forming a diode in electrical series with the vertically oriented fuse.
In accordance with a further aspect of the present invention, a one-time programmable memory device may include one or more memory arrays. Each memory array may include one or more row conductors extending in a row direction and one or more column conductors extending in a column direction such that a cross-point is formed at each intersection between the row and column conductors. At each cross point, a state element may be formed. The state element may include a vertically oriented fuse and a diode in series with each other.
Certain advantages follow from certain embodiments of the invention. For example, the size of the memory cell is dramatically reduced. This enables providing a high density OTP memory cell at much lower cost. Also, the memory cell may be fabricated using standard semiconductor processes and materials, and thus, little to no capital investment is required beyond that present in the current state-of-the-art manufacturing. Further, the current flow in the memory cells is substantially perpendicular (vertical) to the substrate plane. This allows the cells to be inserted between adjacent conductors. In particular, the cells can be placed at an intersection of a cross-point array of conductors to form a cross-point OTP memory array. The cross-point memory arrays can be fabricated such that the planar area of each memory cell is 4&lgr;
2
. Planes of these arrays can be stacked on top of one another, which increases the density dramatically.
REFERENCES:
patent: 5536968 (1996-07-01), Crafts et al.
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6351406 (2002-02-01), Johnson et al.
patent: 6385075 (2002-05-01), Taussig et al.
Anthony Thomas C.
Tran Lung T.
Hewlett--Packard Development Company, L.P.
Le Thong
LandOfFree
One-time programmable unit memory cell based on vertically... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with One-time programmable unit memory cell based on vertically..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and One-time programmable unit memory cell based on vertically... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3089899