Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2005-04-06
2008-08-26
Barnie, Rexford (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S086000, C327S109000, C327S540000
Reexamination Certificate
active
07417459
ABSTRACT:
A method and apparatus for an integrated circuit having a offset reference circuit block to receive an external voltage reference and output an offset reference voltage are described herein.
REFERENCES:
patent: 5053692 (1991-10-01), Craddock
patent: 5251017 (1993-10-01), Riviere
patent: 5361042 (1994-11-01), Gist
patent: 5903504 (1999-05-01), Chevallier et al.
patent: 5958021 (1999-09-01), Tsuchiyama et al.
patent: 6026104 (2000-02-01), Itou
patent: 6072334 (2000-06-01), Chang
patent: 6163183 (2000-12-01), Azimi et al.
patent: 6282146 (2001-08-01), Guo et al.
patent: 6321282 (2001-11-01), Horowitz et al.
patent: 6407638 (2002-06-01), Migliavacca
patent: 6477606 (2002-11-01), Kawamura et al.
patent: 6566911 (2003-05-01), Moyer
patent: 6584380 (2003-06-01), Nemoto
patent: 6650173 (2003-11-01), Khouri et al.
patent: 6785828 (2004-08-01), Yuan
patent: 6862642 (2005-03-01), Packer et al.
patent: 2005/0066077 (2005-03-01), Shibata et al.
patent: 2006/0066351 (2006-03-01), Lau
Kim Songmin
Taylor Gregory F.
Wilson Timothy M.
Barnie Rexford
Crawford Jason M
Intel Corporation
Schwabe Williamson & Wyatt P.C.
LandOfFree
On-die offset reference circuit block does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with On-die offset reference circuit block, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-die offset reference circuit block will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4011871