On-die anti-resonance structure for integrated circuit

Electric power conversion systems – Current conversion – With means to introduce or eliminate frequency components

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S329000, C327S564000, C330S175000, C330S181000, C361S113000

Reexamination Certificate

active

07633773

ABSTRACT:
A structure and method for reducing the effects of chip-package resonance in an integrated circuit assembly is described. A series RLC circuit is employed to reduce the output impedance of the power delivery system at the resonance frequency.

REFERENCES:
patent: 5844762 (1998-12-01), Yamamura et al.
patent: 6385565 (2002-05-01), Anderson et al.
patent: 6657484 (2003-12-01), Bosshart
patent: 6700771 (2004-03-01), Bhattacharyya
patent: 6789241 (2004-09-01), Anderson et al.
patent: 6822345 (2004-11-01), Gauthier et al.
patent: 6842351 (2005-01-01), Gauthier et al.
patent: 7075362 (2006-07-01), North
patent: 2003/0141944 (2003-07-01), Daniels et al.
patent: 2004/0041665 (2004-03-01), Hode et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

On-die anti-resonance structure for integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-die anti-resonance structure for integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-die anti-resonance structure for integrated circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4086755

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.