Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2007-04-18
2008-10-14
Le, Don P (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S026000
Reexamination Certificate
active
07436203
ABSTRACT:
An integrated circuit requires on-chip termination resistor for minimizing reflections from input signals supplied by an external signal source. The input signal is applied across two bonding pads which serve as input terminals for the integrated circuit. The first bonding pad is coupled to a first on-chip terminating resistor through a first on-chip inductor. The second bonding pad is coupled to a second on-chip terminating resistor though a second on-chip inductor. The two on-chip inductors are arranged in a transformer configuration where the mutual inductance relative to the applied input signal is negative. During operation, the on-chip transformer arrangement effectively shorts common-mode signals to the on-chip terminating resistors and effectively blocks differential-mode signals from the on-chip terminating resistors. Effective bandwidth and common-mode rejection performance is improved with the described on-chip transformer arrangement.
REFERENCES:
patent: 2470307 (1949-05-01), Guanella
patent: 5255287 (1993-10-01), Davies et al.
patent: 5825259 (1998-10-01), Harpham
patent: 2002/0145485 (2002-10-01), Maki et al.
patent: 2003/0095036 (2003-05-01), Wasaki et al.
patent: 2005/0064840 (2005-03-01), Heydari et al.
patent: 2008/0062600 (2008-03-01), Crawley et al.
patent: 2008/0079496 (2008-04-01), Thompson et al.
Ken Poulton et al., “A 20GS/s 8b ADC with a 1MB Memory in 0.18 μm CMOS,”IEEE, International Solid-State Circuits Conference, 2003, 10 pp.
Lee, Thomas H., “Planar Microwave Engineering,”Cambridge University Press, 2004, pp. 152 and 153.
Hidri Ols
Taft Robert Callaghan
Hertzberg Brett A.
Le Don P
Merchant & Gould
National Semiconductor Corporation
LandOfFree
On-chip transformer arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with On-chip transformer arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip transformer arrangement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4011387