Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2007-04-17
2007-04-17
Chang, Daniel (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S027000
Reexamination Certificate
active
10997447
ABSTRACT:
Circuits, methods, and apparatus that provide accurate on-chip termination impedances for high-speed data interface circuits. One embodiment of the present invention provides a series termination impedance for an output driver as well as shunt termination impedances for a receive circuit. These impedances are dynamically adjusted to match a ratio of an external precision resistor. Multiple coarse and fine-grain adjustments are automatically performed by the hardware. Adjustment may occur at power up or at programmable periodic intervals, and one or both of the impedances may be updated each time an interface begins to transmit or receive data. A specific embodiment utilizes a reference resistance that is made up of a parallel combination of resistors connected through MOS transistors. This resistance is adjusted by connecting or disconnecting the parallel resistors until it matches a ratio of an external resistor. The switch settings that provide a match are then used to adjust the termination impedances at the input and output pads.
REFERENCES:
patent: 6307791 (2001-10-01), Otsuka et al.
patent: 6424169 (2002-07-01), Partow et al.
patent: 6573746 (2003-06-01), Kim et al.
Massoumi Ali
Somanathan Chandrasekhara
Chang Daniel
Neascape, Inc.
Townsend and Townsend / and Crew LLP
Zigmant J. Matthew
LandOfFree
On-chip termination for a high-speed single-ended interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with On-chip termination for a high-speed single-ended interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip termination for a high-speed single-ended interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3757419