On-chip termination

Details On-chip termination On-chip termination

1998-12-31

2000-12-05

Santamauro, Jon

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

326 34, 326 86, H03K 1716, H03K 190185

Patent

active

061572063

ABSTRACT:
Integrated circuits include an impedance control circuit having at least one output terminal coupled to an on-chip reference termination device in order to control output impedance of the reference termination device such that it matches that of an external resistance. The impedance control circuit outputs are also coupled to the on-chip impedance-controlled termination devices which are coupled to each of the external transmission lines to be terminated. In this way, a single reference resistance allows many transmission lines to be properly terminated. The impedance-controlled termination devices are may be implemented as pairs of binary weighted p-channel and n-channel field effect transistors.

REFERENCES:
patent: 4691127 (1987-09-01), Huizer
patent: 5023488 (1991-06-01), Gunning
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5510727 (1996-04-01), Culmer et al.
patent: 5559448 (1996-09-01), Koenig
patent: 5585741 (1996-12-01), Jordan
patent: 5821768 (1998-10-01), Rau
patent: 5926031 (1999-07-01), Wallace et al.

Affiliated with

Also associated with

Rating

On-chip termination does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip termination, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip termination will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-964923