On-chip receiver sensitivity test mechanism

Error detection/correction and fault detection/recovery – Pulse or data error handling – Transmission facility testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C375S224000, C455S226400

Reexamination Certificate

active

10759911

ABSTRACT:
An on-chip receiver sensitivity test mechanism for use in an integrated RF transmitter wherein the transmitter and the receiver share the same oscillator. The mechanism obviates the need to use expensive RF signal generator test equipment with built-in modulation capability and instead permits the use of very low cost external RF test equipment. The invention utilizes circuitry already existing in the transceiver, namely the modulation circuitry and local oscillator, to perform sensitivity testing. The on-chip LO is used to generate the modulated test signal that otherwise would need to be provided by expensive external RF test equipment with modulation capability. The modulated LO signal is mixed with an externally generated unmodulated CW RF signal to generate a modulated signal at IF which is subsequently processed by the remainder of the receiver chain. The recovered data bits are compared using an on-chip BER meter or counter and a BER reading is generated. The BER reading is used either externally or by an on-chip processor or controller to establish a pass/fail indication for the chip.

REFERENCES:
patent: 5585842 (1996-12-01), Chappell et al.
patent: 5793800 (1998-08-01), Jylha et al.
patent: 6081700 (2000-06-01), Salvi et al.
patent: 6108525 (2000-08-01), Takemura
patent: 6330290 (2001-12-01), Glas
patent: 6404293 (2002-06-01), Darabi et al.
patent: 6603810 (2003-08-01), Bednekoff et al.
patent: 6694131 (2004-02-01), Lakkis

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

On-chip receiver sensitivity test mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip receiver sensitivity test mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip receiver sensitivity test mechanism will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3873750

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.