Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-12-06
2005-12-06
Beausoliel, Robert (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S027000, C703S023000, C703S028000
Reexamination Certificate
active
06973592
ABSTRACT:
An integrated circuit chip comprising embedded digital processor and an on-chip emulation device coupled to said digital signal processor, said emulation device being operable to control said digital processor and to collect information about the operation of said digital processor, the on-chip emulation device having a communication port for off-chip communication, the chip further comprising an on-chip interface having a first port connected to said communication port of said on-chip emulation device and a second port for connection to a non-proprietary bus wherein said interface is operable to convert between a format suitable for said on-chip emulation device and a format suitable for said non-proprietary bus.
REFERENCES:
patent: 4860290 (1989-08-01), Daniels et al.
patent: 5173904 (1992-12-01), Daniels et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5535331 (1996-07-01), Swoboda et al.
patent: 5684721 (1997-11-01), Swoboda et al.
patent: 5911059 (1999-06-01), Profit, Jr.
patent: 6032268 (2000-02-01), Swoboda et al.
patent: 6085336 (2000-07-01), Swoboda et al.
patent: 6311292 (2001-10-01), Choquette et al.
patent: 6516428 (2003-02-01), Wenzel et al.
patent: 6647511 (2003-11-01), Swoboda et al.
patent: 6691251 (2004-02-01), Wong
patent: 6732311 (2004-05-01), Fischer et al.
patent: 2001/0039633 (2001-11-01), Swoboda et al.
patent: 2001/0056555 (2001-12-01), Deao et al.
patent: 2002/0059541 (2002-05-01), Swoboda
patent: 001058189 (2000-06-01), None
patent: WO 98 09208 (1998-03-01), None
patent: WO 00 57587 (2000-09-01), None
U.S. Appl. No. 60/219,340.
Standard Search Report from British application No. 0025591, filed Oct. 18, 2001.
Standard Search Report from RS 105936.
BDM/JTAG Debuggers, Lauterback Technical Manuals, Aug. 9, 2000, XP002161412.
New Debugger for Direct connection to USB, Lauterback press releases, Jan. 2, 1999, XP002161413.
Beausoliel Robert
Jorgenson Lisa K.
McCarthy Christopher
Morris James H.
STMicroelectronics Limited
LandOfFree
On-chip emulator communication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with On-chip emulator communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip emulator communication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3499092