Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2003-04-17
2008-10-28
Baderman, Scott T. (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S027000, C714S030000
Reexamination Certificate
active
07444546
ABSTRACT:
An integrated circuit having a plurality of functional circuits interconnected via a functional bus is provided with a diagnostic bus-master circuit which uses bus transactions on the functional bus to perform diagnostic operations. These diagnostic operations can be performed in real time during normal speed operation of the integrated circuit to produce more accurate diagnostic results. The diagnostic bus-master circuit is particularly useful for reading data values from memory or writing data values to memory as part of diagnostic operations.
REFERENCES:
patent: 4183459 (1980-01-01), Donn et al.
patent: 5468992 (1995-11-01), Kanekawa et al.
patent: 5525971 (1996-06-01), Flynn
patent: 5664124 (1997-09-01), Katz et al.
patent: 6065078 (2000-05-01), Falik et al.
patent: 6115763 (2000-09-01), Douskey et al.
patent: 6142683 (2000-11-01), Madduri
patent: 6208924 (2001-03-01), Bauer
patent: 6430727 (2002-08-01), Warren
patent: 6779145 (2004-08-01), Edwards et al.
patent: 6918058 (2005-07-01), Miura et al.
patent: 6948098 (2005-09-01), Pillay et al.
patent: 7080283 (2006-07-01), Songer et al.
patent: 2003/0172214 (2003-09-01), Moyer et al.
patent: 2004/0030958 (2004-02-01), Moerman
patent: 2004/0082297 (2004-04-01), Stambaugh et al.
patent: 2004/0139247 (2004-07-01), Mahowald et al.
patent: 1 168 181 (2002-01-01), None
patent: 2 338 791 (1999-12-01), None
patent: 2 368 669 (2002-05-01), None
patent: 1-134639 (1989-05-01), None
patent: 10-242965 (1998-09-01), None
patent: 2000-82020 (2000-03-01), None
patent: 2001-331442 (2001-11-01), None
patent: 2002-14838 (2002-01-01), None
patent: 2002-149498 (2002-05-01), None
patent: 2002-149627 (2002-05-01), None
Digital Print & Imaging Association Glossary http://www.dpia.org/glossary/f.html Aug. 29, 2000 version found via the Way Back Machine.
AMBA Specification Revision 2.0 ARM Limited, 1999.
IEEE Standard Test Access Port and Boundary-Scan Architecture Published Jul. 23, 2001 by IEEE ISBN 0-7381-2945-3.
WhaterWheel.com article “Motherboard External Bus” http://www.waterwheel.com/Guides/motherboards/motherboard—external—bus.htm retrieved May 24, 2007.
Siliconfareast.com article “System on a Chip (SOC)” http://www.siliconfareast.com/soc.htm retrieved May 24, 2007.
ComputerHope.com glossary article “Bus” http://www.computerhope.com/jargon/b/bus.htm retrieved May 24, 2007.
Field Ian
Kimelman Paul
ARM Limited
Baderman Scott T.
Nixon & Vanderhye P.C.
Schell Joseph
LandOfFree
On-board diagnostic circuit for an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with On-board diagnostic circuit for an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-board diagnostic circuit for an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3991563