Old virtual queues technique for routing data packets in a...

Details Old virtual queues technique for routing data packets in a... Old virtual queues technique for routing data packets in a...

2008-12-05

2011-12-20

Banks Harold, Marsha D (Department: 2465)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S422000

Reexamination Certificate

active

08081646

ABSTRACT:
A packet switch includes virtual output queues for mapping data units of data packets from input ports to output ports of the packet switch. The packet switch selects virtual output queues based on old age indicators of the virtual output queues and routes data units mapped at heads of the selected virtual output queues to output ports of the packet switch. Further, the packet switch may identify a data unit of a multicast data packet mapped at the head of more than one virtual output queue and contemporaneously route the data unit to more than one output port. Additionally, the packet switch may update an old age indicator to indicate a virtual output queue is old if the virtual output queue maps an unserviceable data unit of a multicast data packet and the same data unit is mapped at the head of a selected virtual output queue.

REFERENCES:
patent: 4314367 (1982-02-01), Bakka et al.
patent: 5260935 (1993-11-01), Turner
patent: 5511070 (1996-04-01), Lyles
patent: 5537400 (1996-07-01), Diaz et al.
patent: 6014690 (2000-01-01), VanDoren et al.
patent: 6124878 (2000-09-01), Adams et al.
patent: 6222848 (2001-04-01), Hayward et al.
patent: 6249520 (2001-06-01), Steeley et al.
patent: 6272127 (2001-08-01), Golden et al.
patent: 6731644 (2004-05-01), Epps et al.
patent: 7010607 (2006-03-01), Bunton
patent: 7020133 (2006-03-01), Zhao et al.
patent: 7145904 (2006-12-01), Zhao et al.
patent: 7154905 (2006-12-01), Shin et al.
patent: 7155553 (2006-12-01), Lueck et al.
patent: 7210056 (2007-04-01), Sandven et al.
patent: 7274701 (2007-09-01), Boduch et al.
patent: 7304987 (2007-12-01), James et al.
patent: 7305492 (2007-12-01), Bryers et al.
patent: 7406086 (2008-07-01), Deneroff et al.
patent: 7436845 (2008-10-01), Rygh et al.
patent: 7529217 (2009-05-01), Pister et al.
patent: 7602811 (2009-10-01), Porter et al.
patent: 7606151 (2009-10-01), Chilukoor
patent: 7724734 (2010-05-01), Grosser et al.
patent: 7742486 (2010-06-01), Nielsen et al.
patent: 2001/0033552 (2001-10-01), Barrack et al.
patent: 2001/0050916 (2001-12-01), Krishna et al.
patent: 2002/0039364 (2002-04-01), Kamiya et al.
patent: 2002/0069271 (2002-06-01), Tindal et al.
patent: 2002/0075883 (2002-06-01), Dell et al.
patent: 2002/0176431 (2002-11-01), Golla et al.
patent: 2002/0199205 (2002-12-01), Sonawane et al.
patent: 2003/0107996 (2003-06-01), Black et al.
patent: 2003/0123468 (2003-07-01), Nong
patent: 2004/0017804 (2004-01-01), Vishnu
patent: 2004/0103218 (2004-05-01), Blumrich et al.
patent: 2004/0151209 (2004-08-01), Cummings et al.
patent: 2005/0207436 (2005-09-01), Varma
patent: 2006/0028987 (2006-02-01), Alexander Gildfind et al.
patent: 2006/0039370 (2006-02-01), Rosen et al.
patent: 2006/0120498 (2006-06-01), Wong et al.
patent: 2006/0221948 (2006-10-01), Benner et al.
patent: 2007/0067551 (2007-03-01), Ikeda et al.
patent: 2007/0253439 (2007-11-01), Iny
patent: 2008/0165768 (2008-07-01), Shah
patent: 2009/0262732 (2009-10-01), Wood
RapidIO Interconnect Specification Part 1: Input/output Logistical Specification, RapidIO Trade Association, Revision 2.0, Mar. 2008, pp. 1-64.
Xin Li, Latfi Mhamdi, Jung Liu, Konghong Pun, and Mournir Hamdi, “1.3 Buffered Crossbar Switches,” High-performance Packet Switching Architectures, pp. 12-13 and 36-37, Springer London, Aug. 30, 2006.
Zhen Guo, Roberto Rojas-Cessa, and Nirwan Ansari “Packet Switch with Internally Buffered Crossbars,” High-performance Packet Switching Architectures, pp. 121-146, Springer London, Aug. 30, 2006.
Kenji Yoshigoe and Ken Christensen “The Combined Input and Crosspoint Queued Switch,” High-performance Packet Switching Architectures, pp. 169-195, Springer London, Aug. 30, 2006.
Xiao Zhang and Laxmi N. Bhuyan, “Deficit Round-Robin Scheduling for Input-Queued Switches” IEEE Journal on Selected Areas in Communications, pp. 584-594, vol. 21, No. 4, May 2003.
M Shreedhar and George Varghese, “Efficient Fair Queuing Using Deficit Round Robin” IEEE/ACM Transactions on Networking, pp. 375-385, vol. 4, No. 3, Jun. 1996.
Kang Xi, Shin'ichi Arakawa, Masayuki Murata, Ning Ge and Chongxi Feng, “Packet-Mode Scheduling with Proportional Fairness for Input-Queued Switches” IEICE Trans. Commun., pp. 4274-4284, vol. E88—B, No. 11 Nov. 2005.

Affiliated with

Also associated with

Rating

Old virtual queues technique for routing data packets in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Old virtual queues technique for routing data packets in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Old virtual queues technique for routing data packets in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4256816