Electrical computers and digital processing systems: support – Digital data processing system initialization or configuration
Reexamination Certificate
2005-06-30
2008-10-21
Patel, Nitin C. (Department: 2116)
Electrical computers and digital processing systems: support
Digital data processing system initialization or configuration
C713S002000, C713S100000
Reexamination Certificate
active
07441112
ABSTRACT:
A computer system is partitioned during a pre-boot phase of the computer system between a first partition and a second partition, wherein the first partition to include a first processing unit and the second partition to include a second processing unit. An Input/Output (I/O) operating system is booted on the first partition. A general purpose operating system is booted on the second partition. Network transactions are issued by the general purpose operating system to be performed by the I/O operating system. The network transactions are performed by the I/O operating system.
REFERENCES:
patent: 6985951 (2006-01-01), Kubala et al.
patent: 2003/0037178 (2003-02-01), Vessey et al.
patent: 2004/0181647 (2004-09-01), DeSota et al.
patent: 2007/0011272 (2007-01-01), Bakke et al.
patent: 2007/0067435 (2007-03-01), Landis et al.
Douglas C. Schmidt, Mayur Deshpande, and Carlos O'Ryan, “Operating System Performance in Support of Real-time Middleware”, 2002 IEEE.
“MultiProcessor Specification, Version 1.4,” Intel Corporation, May 1997.
Rangarajan, Murali et al., “TCP Servers: Offloading TCP Processing in Internet Servers. Design, Implementation, and Performance,” Rutgers University Technical Report, DCS-TR-481, Mar. 2002, pp. 1-14.
Yeh, Eric et al., “Introduction to TCP/IP Offload Engine (TOE), Version 1.0,” 10 Gigabit Ethernet Alliance, Apr. 2002.
Lustre Whitepaper Version 1.0, “Lustre: A Scalable, High-Performance File System,” Cluster File Systems, Inc., Nov. 11, 2002, pp. 1-13.
Romanow, Allyn, “An Overview of RDMA over IP,” Cisco Systems White Paper, Dec. 2002, pp. 1-22.
“HyperTransport™ I/O Link Specification, Revision 1.10,” HyperTransport Technology Consortium, Aug. 25, 2003, pp. 1-330.
Regnier, Greg et al., “ETA: Experience with an Intel® Xeon™ Processor as a Packet Processing Engine,” IEEE Micro, vol. 24, No. 1, Jan./Feb. 2004, pp. 24-31.
HyperTransport HTC—WP02 White Paper, “HyperTransport™ I/O Technology Overview: An Optimized, Low-latency Board-level Architecture,” The HyperTransport Consortium, Jun. 2004, pp. 1-23.
HyperTransport HTC—WP03 White Paper, “HyperTransport™ I/O Technology DirectPacket™ Specification: Efficient User Packet Handling Supports Streaming Communications,” The HyperTransport Consortium, Jun. 2004, pp. 1-20.
Rothman Michael A.
Zimmer Vincent J.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Patel Nitin C.
Rahman Fahmida
LandOfFree
Offloading the processing of a network protocol stack does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Offloading the processing of a network protocol stack, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Offloading the processing of a network protocol stack will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4005169