Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2011-06-28
2011-06-28
Lane, Jack A (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S114000, C711S170000
Reexamination Certificate
active
07971024
ABSTRACT:
A communication interface, coupling a controller device to one or more memory devices, provides a high-voltage reset interface. The high-voltage reset interface provides a high-voltage signal to reset the one or more memory devices. The high-voltage reset interface is implemented using a single interconnect line. The reset voltage signal is greater than a maximum voltage representing a high logic value. The communication interface may also include a bi-directional data and address interface that is used to send address, data, and commands between the controller device and the one or more memory devices. A method of transferring information between the controller device and the one or more non-volatile memory devices includes resetting the one or more non-volatile memory devices by asserting a high-voltage signal on the high-voltage reset interface and sending a command from the controller device to the one or more non-volatile memory devices via the data and address interface.
REFERENCES:
patent: 4731737 (1988-03-01), Witt et al.
patent: 5003465 (1991-03-01), Chisholm et al.
patent: 6421757 (2002-07-01), Wang et al.
patent: 6567335 (2003-05-01), Norman et al.
patent: 7317630 (2008-01-01), Telecco et al.
patent: 7478213 (2009-01-01), Adusumilli
patent: 2004/0246759 (2004-12-01), Miyazaki
patent: 2006/0085589 (2006-04-01), Roohparvar
patent: 2007/0233988 (2007-10-01), Adusumilli
patent: 2008/0016269 (2008-01-01), Chow et al.
patent: 2008/0028134 (2008-01-01), Matsubara et al.
“U.S. Appl. No. 11/393,549, Examiner Interview Summary mailed Apr. 18, 2008”, 2 pgs.
“U.S. Appl. No. 11/393,549, Notice of Allowance mailed Sep. 4, 2008”, 8 pgs.
“U.S. Appl. No. 11/393,549, Response filed Jun. 18, 2008 to Restriction Requirement mailed Apr. 18, 2008”, 8 pgs.
“U.S. Appl. No. 11/393,549, Restriction Requirement mailed Apr. 18, 2008”, 6 pgs.
Atmel Corporation
Fish & Richardson P.C.
Lane Jack A
LandOfFree
Off-chip micro control and interface in a multichip... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Off-chip micro control and interface in a multichip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Off-chip micro control and interface in a multichip... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2627698