Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2005-08-09
2005-08-09
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
Signals
C365S226000, C365S191000
Reexamination Certificate
active
06928007
ABSTRACT:
There is provided a semiconductor device using an ODT technology, which is capable of minimizing a delay of an RTT formation timing or a misalignment of RTT with respect to clock, which may occur in a conversion of ODT signal before and after a conversion of a power down mode into an active/standby mode. An ODT mode conversion circuit includes: a clock enable control unit for receiving a precharge signal including an information on a presence of a bank access in a semiconductor memory device, detecting whether the semiconductor memory device exits a precharge power down mode or an active power down mode, and outputting a mode classification signal, in which the mode classification signal has different logic levels depending on the precharge power down exit and the active power down exit; an ODT control unit configured to operate in a power down mode or an active/standby mode according to the mode classification signal; and an RTT formation unit for forming an RTT according to an RTT formation control signal that is outputted from the ODT control unit.
REFERENCES:
patent: 5917759 (1999-06-01), Akashi
patent: 6005412 (1999-12-01), Ranjan et al.
patent: 6020761 (2000-02-01), Hwang et al.
patent: 6031782 (2000-02-01), Kobashi et al.
patent: 6064226 (2000-05-01), Earl
patent: 6087851 (2000-07-01), Kim et al.
patent: 6339552 (2002-01-01), Taruishi et al.
patent: 6424590 (2002-07-01), Taruishi et al.
patent: 6510099 (2003-01-01), Wilcox et al.
patent: 6510100 (2003-01-01), Grundon et al.
patent: 6525988 (2003-02-01), Ryu et al.
patent: 6650594 (2003-11-01), Lee et al.
patent: 2001/0050578 (2001-12-01), Yamamoto
patent: 2002/0054516 (2002-05-01), Taruishi et al.
patent: 2002/0163846 (2002-11-01), Taruishi et al.
patent: 10-173512 (1998-06-01), None
patent: 11-066862 (1999-03-01), None
patent: 11-120773 (1999-04-01), None
patent: 11-134864 (1999-05-01), None
patent: 11-203866 (1999-07-01), None
patent: 2001-067877 (2001-03-01), None
Blakely & Sokoloff, Taylor & Zafman
Hynix / Semiconductor Inc.
Nguyen Dang T.
Phung Anh
LandOfFree
ODT mode conversion circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ODT mode conversion circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ODT mode conversion circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3482223