Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-12-19
2006-12-19
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C365S049130
Reexamination Certificate
active
07152141
ABSTRACT:
Content addressable memory (CAM) in which search results such as an address code and an array match signal can be obtained for multiple search widths. The CAM includes a CAM array that can provide match signals and suppress signals for memory locations. Match combining circuitry combines the match signals for memory locations to obtain combined match signals; the combination depends on an indicated search width, which can be one of a set of multiples of the memory location width. A priority encoder provides a priority signal indicating a combined match signal that has priority and is asserted; the priority encoder can therefore be smaller than would be necessary to prioritize all the match signals. An address encoder obtains most significant bits of an address code in response to the priority signal. Select circuitry responds to the priority signal by selecting match signals and suppress signals for the combined match signal with priority. The selected match signals are used to obtain least significant bits (LSBs) of the address code in accordance with the search width. The LSBs, selected suppress signals, and a PE match signal from the priority encoder are used to obtain an array match signal.
REFERENCES:
patent: 4928260 (1990-05-01), Chuang et al.
patent: 5440715 (1995-08-01), Wyland
patent: 6175513 (2001-01-01), Khanna
patent: 6331942 (2001-12-01), Peterson
patent: 6462694 (2002-10-01), Miyatake
patent: 6493793 (2002-12-01), Pereira et al.
patent: 6553453 (2003-04-01), Gibson et al.
patent: 6757779 (2004-06-01), Nataraj et al.
patent: 6771525 (2004-08-01), Roth
patent: 6901000 (2005-05-01), Ichiriu et al.
patent: 6944709 (2005-09-01), Nataraj et al.
patent: 2002/0161969 (2002-10-01), Nataraj et al.
patent: 2003/0016575 (2003-01-01), Regev
patent: 2003/0070039 (2003-04-01), Gilingham
patent: 2003/0163637 (2003-08-01), Villaret et al.
patent: 2003/0223259 (2003-12-01), Roth
patent: 2004/0064444 (2004-04-01), Villaret et al.
Masayoshi Kobayashi and Tutomu Murase, “A Processor Based High-Speed Longest Prefix Match Search Engine,” IEEE, 2001, pp. 233-239.
Pankaj Gupta, Steven Lin and Nick Mckeown, “Routing Lookups in Hardware at Memory Access Speeds,” Proc. Infocom, San Francisco, Apr. 1998, pp. 1-8.
“LN17020 Search Engine, Version 2.0,” Lara Networks, Inc., pp. 1-129 downloaded Apr. 5, 2001 from URL http://www.st.com.
Nick McKeown, “How Scalable is the capacity of (electronic) IP routers?”, Stanford University, pp. 1-36.
Nick McKeown, “Memory for High Performance Internet Routers”, Stanford University, pp. 1-31.
Bataille Pierre-Michel
Dickstein & Shapiro LLP
LandOfFree
Obtaining search results for content addressable memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Obtaining search results for content addressable memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Obtaining search results for content addressable memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3678687