Static information storage and retrieval – Floating gate – Particular connection
Patent
1999-01-04
2000-02-01
Dinh, Son T.
Static information storage and retrieval
Floating gate
Particular connection
36518505, 36518511, G11C 1400
Patent
active
060210664
ABSTRACT:
A non-volatile random access memory (NVRAM) array and chip architecture. An NVRAM array formed of at least two sub-arrays of pairs of NVRAM cells, each including three FETs stacked in a NAND-like structure. Each pair shares a bit line and a word line and each cell has a separate control gate and source gate from the other cell of the pair. For each sub-array, one cell in each pair us connected to a first control gate and source gate and the other cell in each pair is connected to another control gate and source gate. After sequentially accessing part or all of the cells on one source gate or one control gate in one sub-array, sequential access continues in another sub-array before accessing cells on the other source gate or control gate in the other sub-array. Selecting cells in one sub-array (i.e. driving a source gate or control gate) occurs as previously selected cells in another sub-array are accessed.
REFERENCES:
patent: 4703456 (1987-10-01), Arakawa
patent: 5065362 (1991-11-01), Herdt et al.
patent: 5189641 (1993-02-01), Arakawa
patent: 5245570 (1993-09-01), Fazio et al.
patent: 5267196 (1993-11-01), Talreja et al.
patent: 5598367 (1997-01-01), Noble
patent: 5627784 (1997-05-01), Roohparvar
patent: 5631864 (1997-05-01), Briner
patent: 5646429 (1997-07-01), Chevallier
patent: 5880991 (1999-03-01), Hsu et al.
Pein et al., "Permormance of the 3-D Pencil Flash EPROM Cell and Memory Array", IEEE Transactions on Electron Devices, vol. 42, No. 11, Nov. 1995, pp. 1982-1984.
Pein et al., "A 3-D Sidewall Flash EPROM Cell and Memory Array", IEEE, vol. 14, No. 8, 1993.
"Common-Wordline Compact Merged DRAM Cell", IBM Technical Disclosure Bulletin, vol. 34, No. 6, Nov. 1991.
"Flash Memory Goes Mainstream", IEEE Spectrum, Oct. 1993.
Dinh Son T.
International Business Machines - Corporation
Walsh Robert A.
LandOfFree
NVRAM array architecture utilizing common bitline and wordline does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with NVRAM array architecture utilizing common bitline and wordline, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and NVRAM array architecture utilizing common bitline and wordline will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-942934