Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Reexamination Certificate
2006-05-30
2006-05-30
Le, Don (Department: 2819)
Electronic digital logic circuitry
Function of and, or, nand, nor, or not
Field-effect transistor
C326S093000
Reexamination Certificate
active
07053664
ABSTRACT:
Power consumption in NDL designs utilizing FAST14 technology can be controlled via the introduction and propagation of null value 1-of-N signals in selected areas of the logic. A shared logic tree circuit, which might perform an arithmetic function or a multiplexing function, evaluates a 1-of-N input logic signal and produces a 1-of-N output logic signal having a null value if the input has a null value. A null value signal is defined as a valid multiwire 1-of-N signal used in NDL logic having N wires where N is greater than 2, where no one of the N wires of the 1-of-N signal is asserted when the NDL gate evaluates.
REFERENCES:
patent: 5543731 (1996-08-01), Sigal et al.
patent: 5576651 (1996-11-01), Phillips
patent: 5841712 (1998-11-01), Wendell et al.
patent: 5917355 (1999-06-01), Klass
patent: 5920218 (1999-07-01), Klass et al.
patent: 6043696 (2000-03-01), Klass et al.
patent: 6066965 (2000-05-01), Blomgren et al.
patent: 6069497 (2000-05-01), Blomgren et al.
patent: 6104642 (2000-08-01), Blomgren et al.
patent: 6118304 (2000-09-01), Potter et al.
patent: 6118716 (2000-09-01), Horne et al.
patent: 6121807 (2000-09-01), Klass et al.
patent: 6201415 (2001-03-01), Manglore
patent: 6202194 (2001-03-01), Seningen et al.
patent: 6219686 (2001-04-01), Petro et al.
patent: 6246266 (2001-06-01), Bosshart
patent: 6269387 (2001-07-01), Petro et al.
patent: 6275838 (2001-08-01), Blomgren et al.
patent: 6275841 (2001-08-01), Potter et al.
patent: 6289497 (2001-09-01), Leight et al.
patent: 6301600 (2001-10-01), Petro et al.
patent: 6324239 (2001-11-01), Potter et al.
patent: 6367065 (2002-04-01), Leight et al.
patent: 6437602 (2002-08-01), Friend et al.
patent: 6469953 (2002-10-01), Hong
patent: 6529045 (2003-03-01), Ye et al.
Kukimoto, Yuji and Jang, Jae-Young, “VIS CTL Syntax” Manual dated Feb. 27, 1997, The VIS Group, Univ. of CA.
U.S. Appl. “Static Transmission of FAST14 Logic 1-of-N Signals” Inventors: Potter, et al., U.S. Appl. No. 10/186,770, filed on Jul. 1, 2002.
Blomgren James S.
Potter Terence M.
Booth Matthew J
Intrinsity, Inc.
Le Don
Matthew J Booth & Associates PLLC
LandOfFree
Null value propagation for FAST14 logic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Null value propagation for FAST14 logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Null value propagation for FAST14 logic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3652395