Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1996-12-23
1998-08-11
Jackson, Jerome
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257392, 257336, 257344, H01L 218246, H01L 27112, H01L 2978
Patent
active
057930864
ABSTRACT:
ROM memories made in MOS or CMOS technology with LDD cells may be programmed advantageously in a relatively advanced stage of fabrication by decoupling an already formed drain region from the channel region of cells to be permanently made nonconductive (programmed) by implanting a dopant in an amount sufficient to invert the type of conductivity in a portion of the drain region adjacent to the channel region. In CMOS processes, the programming mask may be a purposely modified mask commonly used for implanting source/drain regions of transistors of a certain type of conductivity. By using high-energy implantation and a dedicated mask, the programming may be effected at even later stages of the fabrication process.
REFERENCES:
patent: 4059826 (1977-11-01), Rogers
patent: 4208780 (1980-06-01), Richman
patent: 4225875 (1980-09-01), Ipri
patent: 4376947 (1983-03-01), Chiu et al.
patent: 4513494 (1985-04-01), Batra
patent: 4514897 (1985-05-01), Chiu et al.
patent: 4536944 (1985-08-01), Bracco et al.
patent: 4599118 (1986-07-01), Han et al.
patent: 4649629 (1987-03-01), Miller et al.
patent: 4649638 (1987-03-01), Fang et al.
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4805143 (1989-02-01), Matsumoto et al.
patent: 4852062 (1989-07-01), Baker et al.
patent: 4868619 (1989-09-01), Mukherjee et al.
patent: 4874713 (1989-10-01), Gioia
patent: 4956308 (1990-09-01), Griffin et al.
patent: 5024960 (1991-06-01), Haken
patent: 5032881 (1991-07-01), Sardo et al.
patent: 5036017 (1991-07-01), Noda
patent: 5043294 (1991-08-01), Willer et al.
patent: 5091329 (1992-02-01), Bekkering et al.
patent: 5117389 (1992-05-01), Yiu
patent: 5141890 (1992-08-01), Haken
patent: 5155056 (1992-10-01), Jeong-Gyoo
patent: 5200802 (1993-04-01), Miller
patent: 5328863 (1994-07-01), Cappelletti et al.
Balasubramanyam et al IEDM 1984 pp. 782-785.
Patent Abstracts of Japan, vol. 13, No. 304 (E-786)(3652) Jul. 12, 1989.
Patent Abstracts of Japan, vol. 9, No. 85 (E-308)(1808) Apr. 13, 1985.
Patent Abstracts of Japan, vol. 9, No. 110 (E-314)(1833) May 15, 1985.
Patent Abstracts of Japan, 58-148448.
Patent Abstracts of Japan, Publication No. JP63064361.
Baldi Livio
Ghio Emilio Giambattista
Meroni Giuseppe
Re Danilo
Jackson Jerome
SGS-Thomson Microelectronics S.R.L.
LandOfFree
NOR-type ROM with LDD cells and process of fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with NOR-type ROM with LDD cells and process of fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and NOR-type ROM with LDD cells and process of fabrication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-391791