Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-05-09
2006-05-09
Ho, Tu-Tu (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S318000
Reexamination Certificate
active
07042044
ABSTRACT:
A semiconductor device having an electrically erasable programmable read only memory (EEPROM) comprises a contactless array of EEPROM memory cells disposed in rows and columns and constructed over a silicon-on-insulator wafer. Each EEPROM memory cell comprises a drain region, a source region, a gate region, and a body region. The semiconductor device further comprises a plurality of gate lines each connecting the gate regions of a row of EEPROM memory cells, a plurality of body lines each connecting the body regions of a column of EEPROM memory cells, a plurality of source lines each connecting the source regions of a column of EEPROM memory cells, and a plurality of drain lines each connecting the drain regions of a column of EEPROM memory cells. The source lines and the drain lines are buried lines, and the source regions and the drain regions of a column of EEPROM memory cells are insulated from the source regions and the drain regions of the adjacent columns of EEPROM memory cells.
REFERENCES:
patent: 5672529 (1997-09-01), Kato
patent: 5796142 (1998-08-01), Lin et al.
patent: 5885868 (1999-03-01), Lin et al.
patent: 5932909 (1999-08-01), Kato
patent: 5995412 (1999-11-01), Ohta
patent: 6072722 (2000-06-01), Hirano
patent: 6226198 (2001-05-01), Miwa
patent: 6266270 (2001-07-01), Nobukata
patent: 6406958 (2002-06-01), Kato
patent: 6438030 (2002-08-01), Hu
patent: 2004/0097044 (2004-05-01), Kim et al.
D. Burnett, D. Shum, and K. Baker, “An Advanved Flash Memory Technology on SOI”, IEDM Tech. Digest, pp. 983-986, 1998.
K. S. Kim, J. Y. Kim, J. W. Yoo, Y. B. Choi, M. K. Kim, B.Y. Nam, K. T. Park, S. T. Ahn, and O. H. Kwon, “A Novel Dual String NOR (DuSNOR) Memory Cell Technology Scalable to the 256 Mbit and 1 Gbit Flash Memories”, IEDM Tech. Digest, pp. 263-266, 1995.
Y. Yamauchi, M. Yoshimi, S. Sato, H. Tabuchi, N. Takenaka, and K. Sakiyam, “A New Cell Structure for Sub-quarter Micron High Density Flash Memory”, IEDM Tech. Digest, pp. 267-270, 1995.
S. Aritome, R. Shirota, R. Kirisawa, T. Endoh, R. Nakayama, K. Sakui, and F. Masuoka, “A Reliable Bi-polarity Write/Erase Technology in Flash EEPROMs”, IEDM Tech. Digest, pp. 111-114, 1990.
Ho Tu-Tu
Wen Xin
LandOfFree
Nor-type channel-program channel-erase contactless flash... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nor-type channel-program channel-erase contactless flash..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nor-type channel-program channel-erase contactless flash... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3590013