Static information storage and retrieval – Read/write circuit – Including signal comparison
Reexamination Certificate
2003-02-03
2003-10-28
Le, Vu A. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Including signal comparison
C365S185200, C365S185220, C365S185240, C365S210130, C365S185030
Reexamination Certificate
active
06639849
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to a nonvolatile semiconductor memory device and, more particularly, to a nonvolatile semiconductor memory device using a reference cell upon reading data.
2. Description of the Related Art
Generally, in a nonvolatile semiconductor memory device, such as a flash memory, a current of a reference cell set at a predetermined threshold value is used as a reference current, and upon reading data, a drain current of a read memory cell is compared with the reference current. According to whether or not the drain current of the read memory cell is larger than the reference current, the data is judged to be “1” or “0”.
As data in the flash memory is rewritten number of times, a charge loss occurs in which a write charge is lost. Due to this charge loss, a threshold value of the memory cell of a core circuit tends to become smaller. By contrast, the threshold value of the reference cell remains fixed because data in the reference cell is normally not rewritten. Therefore, as the rewrite number of times increases, the fixed threshold value of the reference cell results in a read margin being unable to be secured sufficiently.
For the purpose of sufficiently securing the read margin, two types of reference cells are prepared as read reference cells for data “1” or “0”, respectively, and an average current therebetween is used as the reference current, in which the same rewriting operation is performed not only to the memory cell but also to these reference cells. That is, in this method, a programmed reference cell Ref
0
for data “0” and an erased reference cell Ref
1
for data “1” are prepared, and an average current between two reference currents thereof is used as a read reference current.
In this method, the reference cell Ref
0
is programmed in the same manner as the memory cell by using a program-verify reference cell PrRef set at a predetermined threshold value. In this program verification, the program-verify reference cell PrRef is compared with a write cell to which data is being written; then, when the write cell exceeds the threshold value of the program-verify reference cell PrRef, the writing of the data is ended. Thus, the reference cell Ref
0
programmed as above is provided with only a lower limit of a threshold value, and the threshold value per se is indeterminate. Similarly, the reference cell Ref
1
is provided with only an upper limit of a threshold value, and the threshold value per se is indeterminate.
As described above, the threshold values of the reference cells have probability distributions to a certain extent depending on writing/erasing properties thereof.
A distribution of a threshold value of a virtual read reference cell, which is an average between the two reference cells, exerts a large influence upon the read margin. When the threshold value of the virtual read reference cell is high, a difference from a threshold value for data “0” of the memory cell becomes small so that a margin to data “0” becomes small. On the other hand, when the threshold value of the virtual read reference cell is low, a difference from a threshold value for data “1” of the memory cell becomes small so that a margin to data “1” becomes small.
As described above, when an average current between two reference cells is used as a reference current, the average current varies, because threshold values of the reference cells vary depending on writing/erasing properties of the reference cells; accordingly, the read margin becomes unstable.
SUMMARY OF THE INVENTION
It is a general object of the present invention to provide an improved and useful nonvolatile semiconductor memory device in which the above-mentioned problems are eliminated.
A more specific object of the present invention is to provide a nonvolatile semiconductor memory device using an average current between two reference cells as a reference current with securing a stable read margin.
In order to achieve the above-mentioned objects, there is provided according to one aspect of the present invention a nonvolatile semiconductor memory device including a memory cell, first and second dynamic reference cells subjected to a same rewriting as performed to the memory cell, and a data judgment control circuit obtaining an average reference current from the first and second dynamic reference cells, and comparing a current of data read from the memory cell with the average reference current so as to judge the data, wherein the data judgment control circuit programs the second dynamic reference cell according to a threshold value of the first dynamic reference cell.
According to the present invention, the data judgment control circuit programs the second dynamic reference cell according to the threshold value of the first dynamic reference cell. Therefore, the second dynamic reference cell can be programmed so that a threshold value of the second dynamic reference cell becomes large when the threshold value of the first dynamic reference cell is small. Thus, a stable read margin can be provided for a nonvolatile semiconductor memory device using an average current between two reference cells as a reference current with securing.
Other objects, features and advantages of the present invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings.
REFERENCES:
patent: 6538922 (2003-03-01), Khalid et al.
patent: 2001/0053104 (2001-12-01), Tran et al.
Takahashi Satoshi
Yamashita Minoru
Arent Fox Kintner & Plotkin & Kahn, PLLC
Fujitsu Limited
Le Vu A.
Luu Pho M.
LandOfFree
Nonvolatile semiconductor memory device programming second... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device programming second..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device programming second... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3168030