Nonvolatile semiconductor memory device capable of preventing da

Details Nonvolatile semiconductor memory device capable of preventing da Nonvolatile semiconductor memory device capable of preventing da

1998-02-03

2000-10-17

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Bad bit

G11C 1300

Patent

active

061341576

ABSTRACT:
A memory cell array includes a plurality of memory cells connected in series, and each of the memory cells is constituted of an EEPROM. A bit line is connected to one end of the memory cell array, and a source line is connected to the other end thereof. A source line bias circuit is connected to the source line. The source line bias circuit supplies a voltage, which is higher than a power supply voltage and lower than an erase voltage in a data write mode, to the source line to precharge the voltage of channels of the memory cells higher than the power supply voltage. After that, a voltage is applied to the control gates of the memory cells to boost the precharged voltage further by capacitance coupling of the channels and control gates. It is thus possible to prevent data from being erroneously written to a memory cell for writing "1" data.

REFERENCES:
patent: 4193128 (1980-03-01), Brewer

Affiliated with

Also associated with

Rating

Nonvolatile semiconductor memory device capable of preventing da does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile semiconductor memory device capable of preventing da, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device capable of preventing da will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-475799