Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-01-12
2009-06-23
Ho, Tu-Tu V (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S411000, C257S315000, C257SE29309, C977S773000, C977S936000, C438S216000
Reexamination Certificate
active
07550802
ABSTRACT:
A nonvolatile semiconductor memory device which can shorten data writing and erasing time, significantly improve the endurance characteristic and be activated with low power consumption includes an insulating layer with electric insulation, wherein, a charge retention layer formed adjacent to a tunnel insulating film contains nano-particles comprised of a compound which is constituted from at least one single-element substance or chemical compound having a particle diameter of at most 5 nm functions as a floating gate, and which are independently dispersed with a density of from 10+12to 10+14particles per square centimeter.
REFERENCES:
patent: 4949136 (1990-08-01), Jain
patent: 6297095 (2001-10-01), Muralidhar et al.
patent: 6413819 (2002-07-01), Zafar et al.
patent: 6548825 (2003-04-01), Yoshii et al.
patent: 6878549 (2005-04-01), Yamazaki et al.
patent: 6918946 (2005-07-01), Korgel et al.
patent: 6984842 (2006-01-01), Nayfeh et al.
patent: 2002/0061646 (2002-05-01), Kan et al.
patent: 2002/0076850 (2002-06-01), Sadd et al.
patent: 2003/0077863 (2003-04-01), Choi et al.
patent: 2003/0132432 (2003-07-01), Yoshii et al.
patent: 2003/0151948 (2003-08-01), Bhattacharyya
patent: 2003/0235064 (2003-12-01), Batra et al.
patent: 2005/0122775 (2005-06-01), Koyanagi et al.
patent: 9-36317 (1997-02-01), None
patent: 10-256403 (1998-09-01), None
patent: 11-87544 (1999-03-01), None
patent: 2000-22092 (2000-01-01), None
patent: 2000-87233 (2000-03-01), None
patent: 2001-313342 (2001-11-01), None
patent: 2002-100687 (2002-04-01), None
patent: 2002-222880 (2002-08-01), None
patent: WO 01-57927 (2001-08-01), None
Sandip Tiwari, et al., “Volatile and Non-Volatile Memories in Silicon with Nano-Crystal Storage”, IEDM 95, IEEE, Dec. 10-13, 1995, pp. 521-524.
Ya-Chin King, et al., “Charge-Trap Memory Device Fabricated by Oxidation of Si1-xGex”, IEEE Transactions on Election Devices, vol. 48, No. 4, Apr. 2001, pp. 696-700.
U.S. Appl. No. 11/003,421, filed Dec. 6, 2004, Takata et al.
U.S. Appl. No. 11/033,142, filed Jan. 12, 2005, Koyanagi et al.
U.S. Appl. No. 11/685,077, filed Mar. 12, 2007, Takata et al.
Paulun, et al., “The Multi-Tunnel Junction Single Electron Memory: Architecture and Simulation”, Extended Abstracts of the 1999 International Conference on Solid State Devices and Materials, Tokyo, 1999, pp. 88-89.
Koyanagi Mitsumasa
Takata Masaaki
Asahi Glass Company Limited
Ho Tu-Tu V
Koyanagi Mitsumasa
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
LandOfFree
Nonvolatile semiconductor memory device and manufacturing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device and manufacturing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device and manufacturing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4117104