Static information storage and retrieval – Read/write circuit – Sipo/piso
Patent
1991-06-10
1994-09-13
Wambach, Margaret R.
Static information storage and retrieval
Read/write circuit
Sipo/piso
365185, G11C 1134
Patent
active
053474902
ABSTRACT:
Disclosed is a flash EEPROM including a voltage lowering circuit therein for lowering an externally applied high voltage serving as a source of an erase pulse to a predetermined voltage in a range in which a tunnel phenomenon sufficiently occurs in memory cells. The voltage lowered by the voltage lowering circuit is converted into a pulse of a small width, and the converted pulse is then applied as an erase pulse to the memory cells. A flash EEPROM including a memory cell array divided into first and second blocks is also disclosed. An erase pulse applying circuit for applying the voltage lowered by the voltage lowering circuit as an erase pulse to the memory cells, and an erase verify circuit for erase verifying are provided for each of the first and second blocks. The erase pulse applying circuit and the erase verify circuit corresponding to the first block and the ones corresponding to the second block are configured to operate independently.
REFERENCES:
patent: 4977541 (1990-12-01), Tabouriech
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5095461 (1992-03-01), Miyakawa et al.
patent: 5097444 (1992-03-01), Fong
patent: 5132935 (1992-07-01), Ashmore, Jr.
patent: 5142495 (1992-08-01), Canepa
patent: 5153854 (1992-10-01), Herold
A 90-ns One-Million Erase/Program Cycle 1-Mbit Flash Memory, Kynett et al. IEEE Journal of Solid State Circuits vol. 24, No. 5, Oct. 1989.
ISSCC 90/Wednesday, Feb. 14, 1990/Imperial Ballroom/2:30 p.m. "Non-Volatile and Fast Static Memories" Seki et al.
Subbreakdown Drain Leakage Current in MOSFET Chen et al. IEEE Electron Device Letters EDL-8, No. 11, Nov. 1987 pp. 515-517.
A Flash-Erase EEPROM Cell with an Asymmetric Source and Drain Structure, Kune et al. Central Research Laboratory, Hitachi IEEE/IEDM 1987 pp. 560-563.
Hayashikoshi Masanori
Kobayashi Shin-ichi
Miyawaki Yoshikazu
Nakayama Takeshi
Terada Yasushi
Mitsubishi Denki & Kabushiki Kaisha
Wambach Margaret R.
LandOfFree
Nonvolatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1125659