Nonvolatile reprogrammable interconnect cell with programmable b

Details Nonvolatile reprogrammable interconnect cell with programmable b Nonvolatile reprogrammable interconnect cell with programmable b

1998-12-04

2000-06-06

Nelms, David

Static information storage and retrieval

Floating gate

Particular connection

36518526, G11C 1604

Patent

active

060727209

ABSTRACT:
Disclosed is a FPGA cell and array structure which use FN tunneling for program and erase. Each cell comprises a switch floating gate field effect transistor and a sense floating gate field effect transistor with the floating gates being common and the control gates being common. Programming of a cell is effected through a buried bitline in juxtaposition with the switch transistor and the sense transistor over which are the floating gate and the control gate. The sense transistor can be fabricated simultaneously with fabrication of the switch transistor whereby the two transistors are identical in dopant concentrations.

REFERENCES:
patent: 5838040 (1998-11-01), Salter, III et al.

Affiliated with

Also associated with

Rating

Nonvolatile reprogrammable interconnect cell with programmable b does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile reprogrammable interconnect cell with programmable b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile reprogrammable interconnect cell with programmable b will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2219585