Nonvolatile memory structure

Details Nonvolatile memory structure Nonvolatile memory structure

1998-02-11

1999-09-21

Nelms, David

Static information storage and retrieval

Floating gate

Multiple values

36518505, G11C 1604

Patent

active

059562684

ABSTRACT:
The present invention provides a novel nonvolatile Flash EEPROM array design which allows for array, block or sector erase capabilities. The relatively simple transistor design layout of the present invention allows small portions of the EEPROM array to be erased without affecting data stored in the remaining portion of the array. In addition, given the block structured layout of the Flash EEPROM array, adjacent blocks in the array can share transistor control circuitry, thus minimizing the size of the array. The novel nonvolatile Flash EEPROM array preferably comprises a plurality of blocks which comprise a plurality of sectors of NOR-gate transistors. Each transistor has a drain, a source, and a control gate. Preferably, the drains of each transistor in a column are electrically coupled, the control gates of each transistor in a row are electrically coupled, and the sources of all the transistors in a sector are electrically coupled. A sector of the nonvolatile Flash EEPROM array preferably comprises 8 rows and 512 columns of transistors and a block preferably comprises 128 vertically stacked sectors.

REFERENCES:
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5191556 (1993-03-01), Radjy
patent: 5198380 (1993-03-01), Harari
patent: 5278785 (1994-01-01), Hazani
patent: 5280454 (1994-01-01), Tanaka et al.
patent: 5289429 (1994-02-01), Watanabe
patent: 5297148 (1994-03-01), Harari et al.
patent: 5300802 (1994-04-01), Komori et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5315547 (1994-05-01), Shoji et al.
patent: 5349558 (1994-09-01), Cleveland et al.
patent: 5365484 (1994-11-01), Cleveland et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5438542 (1995-08-01), Atsumi et al.
patent: 5440509 (1995-08-01), Momodomi et al.
patent: 5475647 (1995-12-01), Yim et al.
patent: 5477499 (1995-12-01), Van Buskirk et al.
patent: 5491657 (1996-02-01), Haddad et al.
patent: 5495442 (1996-02-01), Cernea et al.
patent: 5515333 (1996-05-01), Fujita et al.
patent: 5523972 (1996-06-01), Rashid et al.
patent: 5530828 (1996-06-01), Kaki et al.
patent: 5532964 (1996-07-01), Cernea et al.
patent: 5535328 (1996-07-01), Harari et al.
patent: 5537350 (1996-07-01), Larsen et al.
patent: 5541886 (1996-07-01), Hasbun
patent: 5544356 (1996-08-01), Robinson et al.
patent: 5546348 (1996-08-01), Honma et al.
patent: 5557570 (1996-09-01), Iwahashi
patent: 5559956 (1996-09-01), Sukegawa
patent: 5561620 (1996-10-01), Chen et al.
patent: 5579259 (1996-11-01), Samachisa et al.
patent: 5581723 (1996-12-01), Hasbun et al.
patent: 5592419 (1997-01-01), Akaogi et al.
patent: 5592641 (1997-01-01), Fandrich et al.
patent: 5592669 (1997-01-01), Robinson et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5603001 (1997-02-01), Sukegawa et al.
patent: 5606529 (1997-02-01), Honma et al.
patent: 5608673 (1997-03-01), Rhee
patent: 5623445 (1997-04-01), Naruke et al.
patent: 5781476 (1976-07-01), Seki et al.
Nonvolatile Semiconductor Memories: Technology, Design and Applications, by Chenming Hu, .COPYRGT. 1991, IEEE Press, ISBN 0-87942-269-6, pp. 206-208, Month Unavailable.
Semiconductor Memories (2nd ed.), by Prince and Due-Genderson, .COPYRGT. 1983, 1991, John Wiley & Sons, Ltd., Jan. 1996 printing, ISBN 04-71-92465-2, pp. 568-604.
Principles of CMOS VLSI Design: A Systems Perspective (2nd ed.), by Weste and Eshraghian, .COPYRGT. 1993 AT&T, Published by Addison-Wesley Publishing Company, Oct. 1994 printing, ISBN 02021-53376-6, Chapter 2: MOS Transistor Theory.
An Experimental 4-Mbit CMOS EEPROM with a NAND-Structured Cell; Masaki Momodomi, Yasuo Itoh, Riichiro Shirota, Yoshihisa Iwata, Ryozo Nakayama, Ryouhei Kirisawa, Tomoharu Tanaka, Seiichi Aritome, Tetsuo Endoh, Kazunori Ohuchi and Fujio Masuoka; IEEE Journal of Solid-State Circuits, vol. 24, No. 5; Oct. 1989.
A High-Density NAND EEPROM with Block-Page Programming for Microcomputer Applications; Yoshihisa Iwata, Masaki Momodomi, Tomoharu Tanaka, Hideko oodaira, Riichiro Shirota, Kazunori Ohuchi and Fuji Masuoka; IEEE Journal of Solid-State Circuits, vol. 25, No. 2; Apr. 1990.
A 90-ns One Million Erase/Program Cycle 1-Mbit Flash Memory, by Kynett et al., IEEE Journal of Solid State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1259-1264.
120-ns 128K X 8-bit/64K X 16-bit CMOS EEPROM's, by Terada et al., IEEE Journal of Solid State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1244-1249.
A 60ns 16 Mb Flash EEPROM with Program and Erase Sequence Controller, by Nakayama et al., IEEE 1991 International Solid-State Circuits Conference, pp. 260, 261, 326.
A 62ns 16Mb CMOS EPROM with Address Transition Detection Technique, by Ohtsuka et al., IEEE 1991 International Solid-State Circuits Conference, pp. 262, 263, 326.
A 29ns 8Mb EPROM with Dual Reference-Column ATD Sensing, by Sweha et al., IEEE 1991 International Solid-State Circuits Conference, pp. 264, 265, 327 .

Affiliated with

Also associated with

Rating

Nonvolatile memory structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-86544